diff --git a/CognigrOne_LR3/DPI_Ca_tb/maestro/data.dm b/CognigrOne_LR3/DPI_Ca_tb/maestro/data.dm index f25b2a2..e4b7335 100644 Binary files a/CognigrOne_LR3/DPI_Ca_tb/maestro/data.dm and b/CognigrOne_LR3/DPI_Ca_tb/maestro/data.dm differ diff --git a/CognigrOne_LR3/hebbian_block_LR3/schematic/sch.oa b/CognigrOne_LR3/hebbian_block_LR3/schematic/sch.oa index 1020a16..36867d5 100644 Binary files a/CognigrOne_LR3/hebbian_block_LR3/schematic/sch.oa and b/CognigrOne_LR3/hebbian_block_LR3/schematic/sch.oa differ diff --git a/CognigrOne_LR3/hebbian_block_LR3/schematic/sch.oa.cdslck b/CognigrOne_LR3/hebbian_block_LR3/schematic/sch.oa.cdslck deleted file mode 100644 index b0f0254..0000000 --- a/CognigrOne_LR3/hebbian_block_LR3/schematic/sch.oa.cdslck +++ /dev/null @@ -1,16 +0,0 @@ -# -# Edit Lock-Stake file. CAUTION: Please do not change. -# -# Information about current Edit Lock Owner. -# -LockStakeVersion 1.1 -LoginName p302242 -HostName bics02.hpc.rug.nl -ProcessIdentifier 2068 -ProcessCreationTime_UTC 1629809071 -ProcessCreationTime_Readable Tue Aug 24 14:44:31 2021 CEST -AppIdentifier OA File System Design Manager -OSType unix -ReasonForPlacingEditLock OpenAccess edit lock -FilePathUsedToEditLock /home/p302242/libraries/CognigrOne_LR3/CognigrOne_LR3/hebbian_block_LR3/schematic/sch.oa.cdslck -TimeEditLocked Tue Aug 24 16:51:51 2021 CEST diff --git a/CognigrOne_LR3/hebbian_block_LR3/schematic/sch.oa.cdslck.RHEL30.bics02.hpc.rug.nl.2068 b/CognigrOne_LR3/hebbian_block_LR3/schematic/sch.oa.cdslck.RHEL30.bics02.hpc.rug.nl.2068 deleted file mode 100644 index b0f0254..0000000 --- a/CognigrOne_LR3/hebbian_block_LR3/schematic/sch.oa.cdslck.RHEL30.bics02.hpc.rug.nl.2068 +++ /dev/null @@ -1,16 +0,0 @@ -# -# Edit Lock-Stake file. CAUTION: Please do not change. -# -# Information about current Edit Lock Owner. -# -LockStakeVersion 1.1 -LoginName p302242 -HostName bics02.hpc.rug.nl -ProcessIdentifier 2068 -ProcessCreationTime_UTC 1629809071 -ProcessCreationTime_Readable Tue Aug 24 14:44:31 2021 CEST -AppIdentifier OA File System Design Manager -OSType unix -ReasonForPlacingEditLock OpenAccess edit lock -FilePathUsedToEditLock /home/p302242/libraries/CognigrOne_LR3/CognigrOne_LR3/hebbian_block_LR3/schematic/sch.oa.cdslck -TimeEditLocked Tue Aug 24 16:51:51 2021 CEST diff --git a/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/active.state b/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/active.state new file mode 100644 index 0000000..5220614 --- /dev/null +++ b/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/active.state @@ -0,0 +1,1133 @@ + +active + + adeinfo + "None" + "/home/p302242/simulation/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/.tmpADEDir_p302242/CognigrOne_LR3_hebbian_block_LR3_tb_1/simulation" + ("CognigrOne_LR3" "hebbian_block_LR3_tb" "schematic" "spectre") + + rfstim + asiEnvSaveTable + + + + "" + "No" + "" + "" + "1.0" + "Temperature Rise" + "0" + "2" + "" + "No" + "300" + "Steady State" + "" + nil + "" + "" + "" + "" + "" + nil + nil + nil + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + nil + "" + "" + "" + "" + "" + "name" + "node" + "0.0" + nil + nil + "" + "5" + nil + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "spectre.ic" + "spectre.fc" + "" + "" + nil + "" + "" + "" + "" + "" + nil + "" + nil + "" + "status" + "4" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + t + "" + nil + nil + "" + nil + + + "" + "100" + "" + "16" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "1" + "" + "" + "default" + "" + "" + "" + "10" + (t) + "" + nil + "Parameter" + "" + "User-defined" + "" + "User-defined" + "" + "Parameter vector" + "Vector" + "" + nil + + ("# time value") + nil + + + nil + nil + + nil + nil + "" + "" + nil + "" + "" + + + + + sigList + + ((selectionObject netProbe probe: NULL validSelectionObject t voltage "1.8" fullName "/Vw" type net)) + nil + nil + + + asiEnvSaveTable + + "no" + "localhost" + 60 + nil + nil + "matlab" + "" + "" + 38520 + "" + nil + + + stateDpl + + "no" + nil + nil + nil + + + nil + nil + nil + nil + nil + "None" + nil + nil + nil + nil + nil + "None" + nil + nil + nil + nil + nil + "None" + nil + nil + nil + nil + nil + "None" + nil + nil + nil + nil + nil + "None" + nil + nil + nil + nil + nil + "None" + nil + nil + nil + nil + nil + "None" + nil + nil + + + + + asiEnvSaveTable + + "No SHE" + nil + "" + "" + "" + "" + "" + "" + "" + nil + "" + nil + nil + nil + nil + "" + "yes" + "" + "" + "" + "" + "Use DFII Layermap" + "" + nil + "" + nil + "" + "" + "no" + "Use DFII Layermap" + "" + "" + "Use DFII Layermap" + "" + nil + "beolT" + nil + nil + "" + "" + "" + "" + nil + "" + "" + "" + nil + "" + "" + nil + "Direct" + nil + "" + "" + nil + "" + nil + "Dynamic" + "" + "qrcTechFile with external EM Only ICT File" + + + asiEnvSaveTable + + "default" + "" + "" + "" + nil + t + nil + "" + "" + "false" + nil + nil + nil + "" + t + "" + "" + nil + nil + "" + "sch" + nil + nil + t + ("spectre") + "" + "" + nil + "" + ("spectre" "cmos_sch" "cmos.sch" "schematic" "veriloga") + t + (nil nil) + "" + "" + nil + nil + nil + ("pz" "dcmatch" "stb" "tran" "envlp" "ac" "dc" "lf" "noise" "xf" "sp" "pss" "pac" "pstb" "pnoise" "pxf" "psp" "qpss" "qpac" "qpnoise" "qpxf" "qpsp" "hb" "hbac" "hbstb" "hbnoise" "hbxf" "sens" "acmatch") + "false" + nil + nil + t + nil + t + nil + "default" + nil + "" + nil + nil + nil + nil + "900" + nil + nil + "" + "Dynamic" + nil + nil + + + faultRules + nil + + faults + nil + + graphicalStimTable + (nil) + (nil) + (nil) + + asiEnvSaveTable + + 6 + "" + "" + "From File" + "Default" + "" + nil + "" + "%.15g" + "" + + + modelSetup + (("/projects/bics/designkits/xfab/xp018/cadence/v6_1/spectre/v6_1_6/lp5mos/config.scs" "default") ("/projects/bics/designkits/xfab/xp018/cadence/v6_1/spectre/v6_1_6/lp5mos/param.scs" "3s") ("/projects/bics/designkits/xfab/xp018/cadence/v6_1/spectre/v6_1_6/lp5mos/bip.scs" "tm") ("/projects/bics/designkits/xfab/xp018/cadence/v6_1/spectre/v6_1_6/lp5mos/cap.scs" "tm") ("/projects/bics/designkits/xfab/xp018/cadence/v6_1/spectre/v6_1_6/lp5mos/dio.scs" "tm") ("/projects/bics/designkits/xfab/xp018/cadence/v6_1/spectre/v6_1_6/lp5mos/mos.scs" "tm") ("/projects/bics/designkits/xfab/xp018/cadence/v6_1/spectre/v6_1_6/lp5mos/res.scs" "tm") ("# /projects/bics/designkits/xfab/xp018/cadence/v6_1/spectre/v6_1_6/lp5mos/xp018.scs" "mc_g")) + + mtsSetup + nil + nil + + opPoints + nil + + otherInfo + outputs + + + "" + t + "" + "" + "" + nil + "" + (("<Click_here_to_add_an_Instance>" "" "" "" "" "" "" "" "all" "" "")) + "" + nil + nil + nil + t + t + t + t + t + "" + "allpub" + "" + "" + "" + "" + "" + "" + "" + nil + "" + "" + "" + "" + "" + "" + (("modelParameter" "models" "rawfile" "" "" "" t) ("element" "inst" "rawfile" "" "" "" t) ("outputParameter" "output" "rawfile" "" "" "" t) ("designParamVals" "parameters" "rawfile" "" "" "" t) ("primitives" "primitives" "rawfile" "" "" "" t) ("subckts" "subckts" "rawfile" "" "" "" t) ("asserts" "assert" "rawfile" "" "" "" nil) ("extremeinfo" "all" "logfile" "" "yes" "" nil) ("allcap" "allcap" "file" "" "" "" nil) ("<Click_To_Add>" "none" "rawfile" "" "" "" nil)) + "node" + "name" + "" + "" + "psfxl" + nil + t + + + sevOutputStruct + nil + nil + "/Vspk_pre" + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + net + nil + ((color ("y2" "drawing"))) + nil + t + t + nil + nil + 1 + nil + nil + nil + nil + nil + nil + "/Vspk_pre" + nil + nil + + sevOutputStruct + nil + nil + "/Vspk_post" + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + net + nil + ((color ("y3" "drawing"))) + nil + t + t + nil + nil + 2 + nil + nil + nil + nil + nil + nil + "/Vspk_post" + nil + nil + + sevOutputStruct + nil + nil + "/Vw" + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + net + nil + ((color ("y6" "drawing"))) + nil + t + t + nil + nil + 3 + nil + nil + nil + nil + nil + nil + "/Vw" + nil + nil + + sevOutputStruct + nil + nil + "/Vdd" + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + net + nil + ((color ("y5" "drawing"))) + nil + t + t + nil + nil + 4 + nil + nil + nil + nil + nil + nil + "/Vdd" + (nil "/Vdd") + nil + + + + + nil + + + nil + + + nil + + + expr + asiEnvSaveTable + + nil + "Delta Idsat" + "" + nil + nil + "0.1" + nil + "appendage" + "off" + "Age points" + nil + "AgeMOS(Spectre Internal)" + nil + "0.1" + "" + "AgeMOS(Spectre Internal)" + nil + "" + nil + "" + "" + t + "agemos" + "loglog" + nil + "10" + "Real" + nil + nil + "GUI" + nil + "" + "" + "0" + "Age points" + "" + "agemos" + "0.1" + "Original" + "TMI Default" + "" + "" + nil + "" + "Years" + "" + "0.1" + "no" + nil + "all" + "" + "" + nil + "10" + "" + "" + "" + "error" + nil + "" + "" + "10" + "" + "" + "" + "TMI Default" + "" + "" + "Reliability" + nil + "" + "" + "" + "" + "" + "" + "threshold" + nil + "no" + "" + "TMI Default" + "" + "" + nil + nil + "" + "AgeMOS(Spectre Internal)" + "" + "" + t + nil + nil + "" + "" + nil + "" + nil + "none" + "" + "calculate" + nil + "Total steps" + "" + "" + "calculate" + nil + "Reliability" + "" + nil + "" + "" + "" + nil + "" + nil + "" + "GUI" + "lin" + nil + t + "" + "" + "lifetime" + "" + "TMI Aging" + "" + t + nil + "" + nil + nil + "" + "" + "" + nil + "All" + "liberal (1)" + "" + nil + "" + nil + "Years" + "" + "" + "" + "calculate" + "" + "calculate" + "" + "" + "Include" + "none" + "" + "" + (t t t) + "ids" + "Years" + "" + "" + "" + "singlestress" + "limit" + nil + "" + nil + nil + "" + "" + (t t) + "include" + "" + "" + "include" + "" + "" + "input.bs0" + "" + "Standard aging" + "relxpert" + nil + nil + nil + "" + "" + "" + "" + "single" + "" + nil + "all" + "" + "" + nil + nil + "" + "" + "" + "" + nil + "age" + "" + "Spectre native" + "" + t + nil + "" + "" + "" + + + _simulationFiles + nil + nil + nil + "" + nil + nil + nil + "" + "" + nil + nil + nil + nil + "" + nil + nil + nil + "off" + nil + nil + "" + + asiEnvSaveTable + + "" + "" + "1.0" + "" + "" + "" + "" + "5" + "" + "" + "" + "" + "" + "" + nil + "" + "" + "" + "" + "" + nil + "" + "" + "" + "" + "" + nil + "1e-3" + "" + "" + "" + "" + "" + nil + "" + "27" + "" + nil + (nil nil nil nil nil) + "" + "" + "" + nil + (nil nil nil nil nil) + "" + nil + "" + nil + "" + nil + "" + "" + "27" + "" + nil + "" + "" + nil + "" + "" + "" + "" + "" + nil + nil + "" + "" + "" + "" + nil + "" + "" + nil + nil + "" + "" + "" + "1e-6" + nil + nil + nil + "1e-15" + nil + "" + "" + "1" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "0" + "" + "" + "" + "" + "5" + "" + "" + "" + "5" + "" + "" + "1e-3" + nil + "" + nil + nil + "" + "" + "" + "" + nil + "" + "psf" + nil + "" + "" + "" + "" + "" + "" + "" + nil + "" + "" + "" + "" + "" + nil + "" + "" + nil + "" + nil + "1.0" + "" + "80" + "../psf/sens.output" + "" + "" + + + subckt + nil + + asiEnvSaveTable + + "MX" + "Do not override" + "APS" + "" + nil + nil + "SSH" + nil + "Auto" + nil + "" + "" + nil + "Auto" + "" + nil + + nil + nil + + nil + "" + nil + "" + nil + "" + "None" + nil + nil + nil + nil + nil + nil + "" + "Default" + t + "APS" + nil + "Multi-Threading" + "None" + nil + "APS" + nil + nil + "MX" + "" + "2" + "" + "" + "Default" + nil + 3.3 + "1" + + + variableTable + + sevVariableStruct + "Ica_pre" + "100n" + 1 + + sevVariableStruct + "inp_pr_delay" + "0" + 2 + + sevVariableStruct + "inp_pr_period" + "1" + 3 + + sevVariableStruct + "inp_pr_pw" + "0.2" + 4 + + sevVariableStruct + "inp_pt_delay" + "0.4" + 5 + + sevVariableStruct + "inp_pt_period" + "1" + 6 + + sevVariableStruct + "inp_pt_pw" + "0.2" + 7 + + sevVariableStruct + "Vc_dep" + "100n" + 8 + + sevVariableStruct + "Vc_dep2" + "100n" + 9 + + sevVariableStruct + "Vc_pot" + "200n" + 10 + + sevVariableStruct + "Vhi_post" + "0" + 11 + + sevVariableStruct + "Vth_pre" + "200n" + 12 + + + + + diff --git a/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/data.dm b/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/data.dm new file mode 100644 index 0000000..a503fd9 Binary files /dev/null and b/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/data.dm differ diff --git a/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/maestro.sdb b/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/maestro.sdb new file mode 100644 index 0000000..d8f7a88 --- /dev/null +++ b/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/maestro.sdb @@ -0,0 +1,347 @@ + +maestro + Active Setup + LSCS + + _default + + 0 + + CognigrOne_LR3_hebbian_block_LR3_tb_1 + ADE + + + + + + + + + + Ica_pre + 100n + + inp_pr_delay + 0 + + inp_pr_period + 1 + + inp_pr_pw + 0.2 + + inp_pt_delay + 0.4 + + inp_pt_period + 1 + + inp_pt_pw + 0.2 + + Vc_dep + 100n + + Vc_dep2 + 100n + + Vc_pot + 200n + + Vhi_post + 0 + + Vth_pre + 200n + + + + + + + + + + + + + Parasitics + _parSetupDBExtensionCB + + + + + Single Run, Sweeps and Corners + + CognigrOne_LR3_hebbian_block_LR3_tb_1 + + + waveformtemplate + (None) + + plottingmode + Replace + + plottype + None + + usewaveformtemplate + no + + useMaestroPlottingTemplate + yes + + allplottingtemplates + + + defaultplottingtemplate + + + + + waveformtemplate + (None) + + + + 0 + 0 + 1 + + ExplorerRun.0 + + History + ExplorerRun.0 + + LSCS + + _default + + 0 + + CognigrOne_LR3_hebbian_block_LR3_tb_1 + ADE + + + + + + + + + + Ica_pre + 100n + + inp_pr_delay + 0 + + inp_pr_period + 1 + + inp_pr_pw + 0.2 + + inp_pt_delay + 0.4 + + inp_pt_period + 1 + + inp_pt_pw + 0.2 + + Vc_dep + 100n + + Vc_dep2 + 100n + + Vc_pot + 200n + + Vhi_post + 0 + + Vth_pre + 200n + + + + + + + + + + + + + Parasitics + _parSetupDBExtensionCB + + + + + Single Run, Sweeps and Corners + + CognigrOne_LR3_hebbian_block_LR3_tb_1 + + + plottype + Auto + + autoplotmode + Replace + + useMaestroPlottingTemplate + yes + + waveformtemplate + (None) + + autoplotsignals + yes + + autoplotwaveexpr + yes + + autoplotscalarexpr + yes + + annotatedesignname + yes + + annotatesimdate + yes + + annotatedesignvars + no + + annotatetemperature + no + + annotatescalaroutputs + no + + annotatespecmarkers + no + + directplotmode + Append + + directplotafter + All Selections Are Made + + histogramtype + pass/fail + + histogrambins + 10 + + showhistogramdensity + yes + + showhistogramdeviation + yes + + showhistogrampercentmarkers + no + + histogramqqplot + no + + showhistogrampoints + yes + + printafter + Each Selection + + usewaveformtemplate + no + + + + waveformtemplate + (None) + + + + 0 + 0 + 1 + + ExplorerRun.0 + + CognigrOne_LR3_hebbian_block_LR3_tb_1 + + + + 1 + 0 + + Aug 24 17:17:25 2021 + {0558f697-584b-4a23-a480-08c8762f6fc5} + /home/p302242/libraries/CognigrOne_LR3/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0.rdb + $AXL_SETUPDB_DIR/results/maestro/ExplorerRun.0.rdb + SaveAll + All + + SaveAll + false + /tmp/bics02.hpc.rug.nl_p302242_171725429 + /home/p302242/simulation/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0 + $AXL_PROJECT_DIR/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0 + 0 + /home/p302242/libraries/CognigrOne_LR3/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro + /home/p302242/libraries/CognigrOne_LR3/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0.log + $AXL_SETUPDB_DIR/results/maestro/ExplorerRun.0.log + + all + + + diff --git a/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/master.tag b/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/master.tag new file mode 100644 index 0000000..600254b --- /dev/null +++ b/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/master.tag @@ -0,0 +1,2 @@ +-- Master.tag File, Rev:1.0 +maestro.sdb diff --git a/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0.log b/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0.log new file mode 100644 index 0000000..685b423 --- /dev/null +++ b/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0.log @@ -0,0 +1,13 @@ +Starting Single Run, Sweeps and Corners... + +Current time: Tue Aug 24 17:17:26 2021 +Best design point: 1 +Design specs: + CognigrOne_LR3_hebbian_block_LR3_tb_1 corner Nominal - +Design parameters: + +ExplorerRun.0 +Number of points completed: 1 +Number of simulation errors: 0 +ExplorerRun.0 completed. +Current time: Tue Aug 24 17:17:32 2021 diff --git a/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0.msg.db b/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0.msg.db new file mode 100644 index 0000000..6df196f Binary files /dev/null and b/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0.msg.db differ diff --git a/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0.rdb b/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0.rdb new file mode 100644 index 0000000..c880fde Binary files /dev/null and b/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0.rdb differ diff --git a/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/test_states/ExplorerRun.0.state b/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/test_states/ExplorerRun.0.state new file mode 100644 index 0000000..4ee37eb --- /dev/null +++ b/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/test_states/ExplorerRun.0.state @@ -0,0 +1,1133 @@ + +ExplorerRun.0 + + adeinfo + "None" + "/home/p302242/simulation/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/.tmpADEDir_p302242/CognigrOne_LR3_hebbian_block_LR3_tb_1/simulation" + ("CognigrOne_LR3" "hebbian_block_LR3_tb" "schematic" "spectre") + + rfstim + asiEnvSaveTable + + + + "" + "No" + "" + "" + "1.0" + "Temperature Rise" + "0" + "2" + "" + "No" + "300" + "Steady State" + "" + nil + "" + "" + "" + "" + "" + nil + nil + nil + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + nil + "" + "" + "" + "" + "" + "name" + "node" + "0.0" + nil + nil + "" + "5" + nil + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "spectre.ic" + "spectre.fc" + "" + "" + nil + "" + "" + "" + "" + "" + nil + "" + nil + "" + "status" + "4" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + t + "" + nil + nil + "" + nil + + + "" + "100" + "" + "16" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "1" + "" + "" + "default" + "" + "" + "" + "10" + (t) + "" + nil + "Parameter" + "" + "User-defined" + "" + "User-defined" + "" + "Parameter vector" + "Vector" + "" + nil + + ("# time value") + nil + + + nil + nil + + nil + nil + "" + "" + nil + "" + "" + + + + + sigList + + ((selectionObject netProbe probe: NULL validSelectionObject t voltage "1.8" fullName "/Vw" type net)) + nil + nil + + + asiEnvSaveTable + + "no" + "localhost" + 60 + nil + nil + "matlab" + "" + "" + 38520 + "" + nil + + + stateDpl + + "no" + nil + nil + nil + + + nil + nil + nil + nil + nil + "None" + nil + nil + nil + nil + nil + "None" + nil + nil + nil + nil + nil + "None" + nil + nil + nil + nil + nil + "None" + nil + nil + nil + nil + nil + "None" + nil + nil + nil + nil + nil + "None" + nil + nil + nil + nil + nil + "None" + nil + nil + + + + + asiEnvSaveTable + + "No SHE" + nil + "" + "" + "" + "" + "" + "" + "" + nil + "" + nil + nil + nil + nil + "" + "yes" + "" + "" + "" + "" + "Use DFII Layermap" + "" + nil + "" + nil + "" + "" + "no" + "Use DFII Layermap" + "" + "" + "Use DFII Layermap" + "" + nil + "beolT" + nil + nil + "" + "" + "" + "" + nil + "" + "" + "" + nil + "" + "" + nil + "Direct" + nil + "" + "" + nil + "" + nil + "Dynamic" + "" + "qrcTechFile with external EM Only ICT File" + + + asiEnvSaveTable + + "default" + "" + "" + "" + nil + t + nil + "" + "" + "false" + nil + nil + nil + "" + t + "" + "" + nil + nil + "" + "sch" + nil + nil + t + ("spectre") + "" + "" + nil + "" + ("spectre" "cmos_sch" "cmos.sch" "schematic" "veriloga") + t + (nil nil) + "" + "" + nil + nil + nil + ("pz" "dcmatch" "stb" "tran" "envlp" "ac" "dc" "lf" "noise" "xf" "sp" "pss" "pac" "pstb" "pnoise" "pxf" "psp" "qpss" "qpac" "qpnoise" "qpxf" "qpsp" "hb" "hbac" "hbstb" "hbnoise" "hbxf" "sens" "acmatch") + "false" + nil + nil + t + nil + t + nil + "default" + nil + "" + nil + nil + nil + nil + "900" + nil + nil + "" + "Dynamic" + nil + nil + + + faultRules + nil + + faults + nil + + graphicalStimTable + (nil) + (nil) + (nil) + + asiEnvSaveTable + + 6 + "" + "" + "From File" + "Default" + "" + nil + "" + "%.15g" + "" + + + modelSetup + (("/projects/bics/designkits/xfab/xp018/cadence/v6_1/spectre/v6_1_6/lp5mos/config.scs" "default") ("/projects/bics/designkits/xfab/xp018/cadence/v6_1/spectre/v6_1_6/lp5mos/param.scs" "3s") ("/projects/bics/designkits/xfab/xp018/cadence/v6_1/spectre/v6_1_6/lp5mos/bip.scs" "tm") ("/projects/bics/designkits/xfab/xp018/cadence/v6_1/spectre/v6_1_6/lp5mos/cap.scs" "tm") ("/projects/bics/designkits/xfab/xp018/cadence/v6_1/spectre/v6_1_6/lp5mos/dio.scs" "tm") ("/projects/bics/designkits/xfab/xp018/cadence/v6_1/spectre/v6_1_6/lp5mos/mos.scs" "tm") ("/projects/bics/designkits/xfab/xp018/cadence/v6_1/spectre/v6_1_6/lp5mos/res.scs" "tm") ("# /projects/bics/designkits/xfab/xp018/cadence/v6_1/spectre/v6_1_6/lp5mos/xp018.scs" "mc_g")) + + mtsSetup + nil + nil + + opPoints + nil + + otherInfo + outputs + + + "" + t + "" + "" + "" + nil + "" + (("<Click_here_to_add_an_Instance>" "" "" "" "" "" "" "" "all" "" "")) + "" + nil + nil + nil + t + t + t + t + t + "" + "allpub" + "" + "" + "" + "" + "" + "" + "" + nil + "" + "" + "" + "" + "" + "" + (("modelParameter" "models" "rawfile" "" "" "" t) ("element" "inst" "rawfile" "" "" "" t) ("outputParameter" "output" "rawfile" "" "" "" t) ("designParamVals" "parameters" "rawfile" "" "" "" t) ("primitives" "primitives" "rawfile" "" "" "" t) ("subckts" "subckts" "rawfile" "" "" "" t) ("asserts" "assert" "rawfile" "" "" "" nil) ("extremeinfo" "all" "logfile" "" "yes" "" nil) ("allcap" "allcap" "file" "" "" "" nil) ("<Click_To_Add>" "none" "rawfile" "" "" "" nil)) + "node" + "name" + "" + "" + "psfxl" + nil + t + + + sevOutputStruct + nil + nil + "/Vspk_pre" + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + net + nil + ((color ("y2" "drawing"))) + nil + t + t + nil + nil + 1 + nil + nil + nil + nil + nil + nil + "/Vspk_pre" + nil + nil + + sevOutputStruct + nil + nil + "/Vspk_post" + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + net + nil + ((color ("y3" "drawing"))) + nil + t + t + nil + nil + 2 + nil + nil + nil + nil + nil + nil + "/Vspk_post" + nil + nil + + sevOutputStruct + nil + nil + "/Vw" + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + net + nil + ((color ("y6" "drawing"))) + nil + t + t + nil + nil + 3 + nil + nil + nil + nil + nil + nil + "/Vw" + nil + nil + + sevOutputStruct + nil + nil + "/Vdd" + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + nil + net + nil + ((color ("y5" "drawing"))) + nil + t + t + nil + nil + 4 + nil + nil + nil + nil + nil + nil + "/Vdd" + (nil "/Vdd") + nil + + + + + nil + + + nil + + + nil + + + expr + asiEnvSaveTable + + nil + "Delta Idsat" + "" + nil + nil + "0.1" + nil + "appendage" + "off" + "Age points" + nil + "AgeMOS(Spectre Internal)" + nil + "0.1" + "" + "AgeMOS(Spectre Internal)" + nil + "" + nil + "" + "" + t + "agemos" + "loglog" + nil + "10" + "Real" + nil + nil + "GUI" + nil + "" + "" + "0" + "Age points" + "" + "agemos" + "0.1" + "Original" + "TMI Default" + "" + "" + nil + "" + "Years" + "" + "0.1" + "no" + nil + "all" + "" + "" + nil + "10" + "" + "" + "" + "error" + nil + "" + "" + "10" + "" + "" + "" + "TMI Default" + "" + "" + "Reliability" + nil + "" + "" + "" + "" + "" + "" + "threshold" + nil + "no" + "" + "TMI Default" + "" + "" + nil + nil + "" + "AgeMOS(Spectre Internal)" + "" + "" + t + nil + nil + "" + "" + nil + "" + nil + "none" + "" + "calculate" + nil + "Total steps" + "" + "" + "calculate" + nil + "Reliability" + "" + nil + "" + "" + "" + nil + "" + nil + "" + "GUI" + "lin" + nil + t + "" + "" + "lifetime" + "" + "TMI Aging" + "" + t + nil + "" + nil + nil + "" + "" + "" + nil + "All" + "liberal (1)" + "" + nil + "" + nil + "Years" + "" + "" + "" + "calculate" + "" + "calculate" + "" + "" + "Include" + "none" + "" + "" + (t t t) + "ids" + "Years" + "" + "" + "" + "singlestress" + "limit" + nil + "" + nil + nil + "" + "" + (t t) + "include" + "" + "" + "include" + "" + "" + "input.bs0" + "" + "Standard aging" + "relxpert" + nil + nil + nil + "" + "" + "" + "" + "single" + "" + nil + "all" + "" + "" + nil + nil + "" + "" + "" + "" + nil + "age" + "" + "Spectre native" + "" + t + nil + "" + "" + "" + + + _simulationFiles + nil + nil + nil + "" + nil + nil + nil + "" + "" + nil + nil + nil + nil + "" + nil + nil + nil + "off" + nil + nil + "" + + asiEnvSaveTable + + "" + "" + "1.0" + "" + "" + "" + "" + "5" + "" + "" + "" + "" + "" + "" + nil + "" + "" + "" + "" + "" + nil + "" + "" + "" + "" + "" + nil + "1e-3" + "" + "" + "" + "" + "" + nil + "" + "27" + "" + nil + (nil nil nil nil nil) + "" + "" + "" + nil + (nil nil nil nil nil) + "" + nil + "" + nil + "" + nil + "" + "" + "27" + "" + nil + "" + "" + nil + "" + "" + "" + "" + "" + nil + nil + "" + "" + "" + "" + nil + "" + "" + nil + nil + "" + "" + "" + "1e-6" + nil + nil + nil + "1e-15" + nil + "" + "" + "1" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "" + "0" + "" + "" + "" + "" + "5" + "" + "" + "" + "5" + "" + "" + "1e-3" + nil + "" + nil + nil + "" + "" + "" + "" + nil + "" + "psf" + nil + "" + "" + "" + "" + "" + "" + "" + nil + "" + "" + "" + "" + "" + nil + "" + "" + nil + "" + nil + "1.0" + "" + "80" + "../psf/sens.output" + "" + "" + + + subckt + nil + + asiEnvSaveTable + + "MX" + "Do not override" + "APS" + "" + nil + nil + "SSH" + nil + "Auto" + nil + "" + "" + nil + "Auto" + "" + nil + + nil + nil + + nil + "" + nil + "" + nil + "" + "None" + nil + nil + nil + nil + nil + nil + "" + "Default" + t + "APS" + nil + "Multi-Threading" + "None" + nil + "APS" + nil + nil + "MX" + "" + "2" + "" + "" + "Default" + nil + 3.3 + "1" + + + variableTable + + sevVariableStruct + "Ica_pre" + "100n" + 1 + + sevVariableStruct + "inp_pr_delay" + "0" + 2 + + sevVariableStruct + "inp_pr_period" + "1" + 3 + + sevVariableStruct + "inp_pr_pw" + "0.2" + 4 + + sevVariableStruct + "inp_pt_delay" + "0.4" + 5 + + sevVariableStruct + "inp_pt_period" + "1" + 6 + + sevVariableStruct + "inp_pt_pw" + "0.2" + 7 + + sevVariableStruct + "Vc_dep" + "100n" + 8 + + sevVariableStruct + "Vc_dep2" + "100n" + 9 + + sevVariableStruct + "Vc_pot" + "200n" + 10 + + sevVariableStruct + "Vhi_post" + "0" + 11 + + sevVariableStruct + "Vth_pre" + "200n" + 12 + + + + + diff --git a/CognigrOne_LR3/hebbian_block_LR3_tb/schematic/sch.oa b/CognigrOne_LR3/hebbian_block_LR3_tb/schematic/sch.oa index b724cfd..5a03e40 100644 Binary files a/CognigrOne_LR3/hebbian_block_LR3_tb/schematic/sch.oa and b/CognigrOne_LR3/hebbian_block_LR3_tb/schematic/sch.oa differ diff --git a/CognigrOne_LR3/hebbian_block_LR3_tb/schematic/sch.oa.cdslck b/CognigrOne_LR3/hebbian_block_LR3_tb/schematic/sch.oa.cdslck deleted file mode 100644 index 209dad8..0000000 --- a/CognigrOne_LR3/hebbian_block_LR3_tb/schematic/sch.oa.cdslck +++ /dev/null @@ -1,16 +0,0 @@ -# -# Edit Lock-Stake file. CAUTION: Please do not change. -# -# Information about current Edit Lock Owner. -# -LockStakeVersion 1.1 -LoginName p302242 -HostName bics02.hpc.rug.nl -ProcessIdentifier 2068 -ProcessCreationTime_UTC 1629809071 -ProcessCreationTime_Readable Tue Aug 24 14:44:31 2021 CEST -AppIdentifier OA File System Design Manager -OSType unix -ReasonForPlacingEditLock OpenAccess edit lock -FilePathUsedToEditLock /home/p302242/libraries/CognigrOne_LR3/CognigrOne_LR3/hebbian_block_LR3_tb/schematic/sch.oa.cdslck -TimeEditLocked Tue Aug 24 16:24:11 2021 CEST diff --git a/CognigrOne_LR3/hebbian_block_LR3_tb/schematic/sch.oa.cdslck.RHEL30.bics02.hpc.rug.nl.2068 b/CognigrOne_LR3/hebbian_block_LR3_tb/schematic/sch.oa.cdslck.RHEL30.bics02.hpc.rug.nl.2068 deleted file mode 100644 index 209dad8..0000000 --- a/CognigrOne_LR3/hebbian_block_LR3_tb/schematic/sch.oa.cdslck.RHEL30.bics02.hpc.rug.nl.2068 +++ /dev/null @@ -1,16 +0,0 @@ -# -# Edit Lock-Stake file. CAUTION: Please do not change. -# -# Information about current Edit Lock Owner. -# -LockStakeVersion 1.1 -LoginName p302242 -HostName bics02.hpc.rug.nl -ProcessIdentifier 2068 -ProcessCreationTime_UTC 1629809071 -ProcessCreationTime_Readable Tue Aug 24 14:44:31 2021 CEST -AppIdentifier OA File System Design Manager -OSType unix -ReasonForPlacingEditLock OpenAccess edit lock -FilePathUsedToEditLock /home/p302242/libraries/CognigrOne_LR3/CognigrOne_LR3/hebbian_block_LR3_tb/schematic/sch.oa.cdslck -TimeEditLocked Tue Aug 24 16:24:11 2021 CEST diff --git a/CognigrOne_LR3/hebbian_block_LR3_tb/schematic/thumbnail_128x128.png b/CognigrOne_LR3/hebbian_block_LR3_tb/schematic/thumbnail_128x128.png index cf1120b..260c1d4 100644 Binary files a/CognigrOne_LR3/hebbian_block_LR3_tb/schematic/thumbnail_128x128.png and b/CognigrOne_LR3/hebbian_block_LR3_tb/schematic/thumbnail_128x128.png differ