actlib_dataflow_neuro/test/unit_tests/buf_s_5/test.prsim

66 lines
1002 B
Plaintext
Raw Normal View History

2022-02-28 18:27:22 +01:00
watchall
set-qdi-channel-neutral "b.in" 5
set b.out.a 0
set b.out.v 0
# set b.in.a 1
# set b.in.v 1
set Reset 0
# Set output channel variables to all active (incorrect)
set b.out.d.d[0].t 1
set b.out.d.d[0].f 1
set b.out.d.d[1].t 1
set b.out.d.d[1].f 1
set b.out.d.d[2].t 1
set b.out.d.d[2].f 1
set b.out.d.d[3].t 1
set b.out.d.d[3].f 1
set b.out.d.d[4].t 1
set b.out.d.d[4].f 1
cycle
system "echo '[] set Reset 1'"
set Reset 1
cycle
system "echo '[] set Reset 0'"
set Reset 0
2022-03-01 09:58:20 +01:00
mode run
2022-02-28 18:27:22 +01:00
cycle
assert-qdi-channel-neutral "b.out" 5
system "echo '[] Reset finished, setting some inputs.'"
2022-03-01 09:58:20 +01:00
status X
2022-02-28 18:27:22 +01:00
set b.in.d.d[0].t 1
set b.in.d.d[1].t 1
set b.in.d.d[2].f 1
set b.in.d.d[3].f 1
cycle
system "echo '[] Setting final input'"
set b.in.d.d[4].t 1
cycle
system "echo '[] Receiving out val'"
set b.out.v 1
cycle
assert b.in.a 1
system "echo '[] Removing input'"
set-qdi-channel-neutral "b.in" 5
cycle
system "echo '[] Receiving out ack'"
2022-03-01 09:58:20 +01:00
set b.out.a 1
2022-02-28 18:27:22 +01:00
cycle
2022-03-01 09:58:20 +01:00
assert-qdi-channel-neutral "b.out" 5