actlib_dataflow_neuro/test/unit_tests/registerA_w_array/test.act

/*************************************************************************
 *
 *  This file is part of ACT dataflow neuro library.
 * It's the testing facility for cell_lib_std.act
 *
 *  Copyright (c) 2022 University of Groningen - Ole Richter  
 *  Copyright (c) 2022 University of Groningen - Hugh Greatorex
 *  Copyright (c) 2022 University of Groningen - Michele Mastella
 *  Copyright (c) 2022 University of Groningen - Madison Cotteret
 *
 *  This source describes Open Hardware and is licensed under the CERN-OHL-W v2 or later
 *
 *  You may redistribute and modify this documentation and make products
 *  using it under the terms of the CERN-OHL-W v2 (https:/cern.ch/cern-ohl).
 *  This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED
 *  WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
 *  AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2
 *  for applicable conditions.
 *
 *  Source location: https://git.web.rug.nl/bics/actlib_dataflow_neuro
 *
 *  As per CERN-OHL-W v2 section 4.1, should You produce hardware based on
 *  these sources, You must maintain the Source Location visible in its
 *  documentation.
 *
 **************************************************************************
 */

import "../../dataflow_neuro/registers.act";

import globals;
import std::data;

open std::data;

open tmpl::dataflow_neuro;

defproc registerA_w_array_3x5x8 (avMx1of2<3+5> in; Mx1of2<5> data[8]){
    bool _reset_B; 
    prs {
        Reset => _reset_B-
    }
    power supply;
    supply.vdd = Vdd;
    supply.vss = GND;

    // Make a register array with 3 bit address (-> 8 registers), 
    // each register holding 5 bits.
    register_w_array<3,5,8> b(.in = in, .data = data, .reset_B = _reset_B, .supply = supply);
}


// fifo_decoder_neurons_encoder_fifo e;
registerA_w_array_3x5x8 b;