register simulates correctly up to the fake clock generation

Browse Source

...

This commit is contained in:

Michele

2022-03-05 20:28:50 +01:00

parent 78a8f72d25

commit aa67bd6168

5 changed files with 1458 additions and 10 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

304

test/unit_tests/register_write/run/prsim.out Normal file

File diff suppressed because one or more lines are too long