register simulates correctly up to the fake clock generation

dataflow_neuro/registers.act

@@ -55,12 +55,11 @@ defproc register_rw (avMx1of2<1+log_nw+wl> in; d1of<wl> data[2<<log_nw]; power s
     bool _in_v_temp,_in_a_temp,_clock_temp,_clock;
     pint _nw = 2<<log_nw;
     //Validation of the input 
-    Mx1of2<1+log_nw+wl> in_temp;
+    Mx1of2<1+log_nw+wl> _in_temp;
-    (i:1+log_nw+wl:in_temp.d[i] = in.d.d[i];)
+    (i:1+log_nw+wl:_in_temp.d[i] = in.d.d[i];)
-    vtree<1+log_nw+wl> val_input(.in = in_temp,.out = _in_v_temp, .supply = supply);
+    vtree<1+log_nw+wl> val_input(.in = _in_temp,.out = _in_v_temp, .supply = supply);
     sigbuf_1output<4> val_input_X(.in = _in_v_temp,.out = in.v,.supply = supply);
-    in.v = _in_v_temp;
+    // Generation of the fake clock pulse
-    // Generation of the clock pulse
     delayprog<N_dly_cfg> clk_dly(.in = _in_v_temp, .out = _clock_temp,.s = dly_cfg, .supply = supply);
     sigbuf_1output<4> clk_X(.in = _clock_temp,.out = _clock,.supply = supply);
     // Sending back to the ackowledge

test/unit_tests/register_write/test.act

@@ -30,13 +30,13 @@ import "../../dataflow_neuro/registers.act";
 import globals;
 
 open tmpl::dataflow_neuro;
-
+// 2 bits encoder, 2 bits long words, 2 delays????
-defproc register_test (avMx1of2<1+2+2> in; d1of<2> data[2<<2]){
+defproc register_test (avMx1of2<1+2+2> in; d1of<2> data[2<<2]; bool? dly_cfg[2]){
 
     register_rw<2,2,2> registers(.in=in,.data = data);
     //Low active Reset 
     bool _reset_B; 
-    power supply;
+    power _supply;
     prs {
     	Reset => _reset_B-
     }
@@ -44,7 +44,8 @@ defproc register_test (avMx1of2<1+2+2> in; d1of<2> data[2<<2]){
     _supply.vss = GND;
     _supply.vdd = Vdd;
     registers.reset_B = _reset_B;
-    registers.reset_B_mem = _reset_B;
+    registers.reset_mem_B = _reset_B;
+    registers.dly_cfg = dly_cfg;
     
 }
 

test/unit_tests/register_write/test.prsim

@@ -1,8 +1,39 @@
 watchall
 system "echo '[0] start test'"
 set Reset 1
-set-qdi-channel-neutral "t.in" 2
+
+
+set-qdi-channel-neutral "t.in" 5
+set t.data[0].d[0] 0
+set t.data[0].d[1] 0
+set t.data[1].d[0] 0
+set t.data[1].d[1] 0
 cycle
 status X
 mode run
+assert-qdi-channel-neutral "t.in" 5
+assert t.data[0].d[0] 0
+assert t.data[0].d[1] 0
+assert t.data[1].d[0] 0
+assert t.data[1].d[1] 0
+set Reset 0
+cycle
 system "echo '[1] reset completed'"
+# Set delay config lines
+set t.dly_cfg[0] 1
+set t.dly_cfg[1] 1
+cycle
+assert-qdi-channel-neutral "t.in" 5
+system "echo '[2] delay line set'"
+set-qdi-channel-valid "t.in" 5 3
+cycle
+assert-qdi-channel-valid "t.in" 5 3
+assert t.registers._clock 1
+assert t.registers._out_encoder[0] 1
+assert t.registers._out_encoder[1] 0
+set-qdi-channel-neutral "t.in" 5
+cycle
+assert t.registers._clock 0
+system "echo '[3] clock checked'"
+
+