bics
/
actlib_dataflow_neuro
16
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

fixed wiring bug in prog delay

This commit is contained in:
alexmadison 2022-03-02 15:11:22 +01:00
parent 6bece2f459
commit c61a570f80
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
dataflow_neuro/primitives.act
View File

@ -647,7 +647,7 @@ namespace tmpl {
// Delays // Delays
dly[i_delay].a = and2[i].y; dly[i_delay].a = and2[i].y;
i_delay = i_delay + 1; i_delay = i_delay + 1;
(j:1..i-1: (j:1..(1<<i)-1:
dly[i_delay].a = dly[i_delay-1].y; dly[i_delay].a = dly[i_delay-1].y;
i_delay = i_delay +1; i_delay = i_delay +1;
) )