bics/actlib_dataflow_neuro
22
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

changed cells to lowercase

Browse Source
This commit is contained in:
alexmadison
2022-04-08 12:13:43 +02:00
parent 66fdedfb28
commit ec091708a8
3 changed files with 12 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
dataflow_neuro/registers.act
View File

@@ -339,7 +339,7 @@ sigbuf<N> en_buf_f(.in=_en, .out=_en_X_f, .supply=supply);
* Currently only handles writing.
*/
export template<pint N>
defproc registerA(avMx1of2<N+1> in; Mx1of2<N> out;
defproc register_acells(avMx1of2<N+1> in; Mx1of2<N> out;
bool? reset_B; power supply) {
// BIG TODO
@@ -409,7 +409,7 @@ AND2_X1 gandalf_f[N];
* [-addr-][-word-][r/w]
*/
export template<pint NcA, NcW, M>
defproc registerA_w_array(avMx1of2<NcA + NcW + 1> in; Mx1of2<NcW> data[M];
defproc register_w_array(avMx1of2<NcA + NcW + 1> in; Mx1of2<NcW> data[M];
bool? reset_B; power supply) {
// BIG TODO
@@ -442,7 +442,7 @@ A_2C_B_X1 write_selectors[M];
)
// Registers
registerA<NcW> registers[M];
register_acells<NcW> registers[M];
TIELO_X1 tielow_writebit_f[M];
(i:M:
// Connect each register to word inputs.
@@ -478,7 +478,7 @@ TIELO_X1 tielow_writebit_f[M];
* [-addr-][-word-][r/w]
*/
export template<pint NcA, NcW, M>
defproc registerA_wr_array(avMx1of2<NcA + NcW + 1> in; Mx1of2<NcW> data[M]; avMx1of2<NcA+NcW> out;
defproc register_wr_array(avMx1of2<NcA + NcW + 1> in; Mx1of2<NcW> data[M]; avMx1of2<NcA+NcW> out;
bool? reset_B; power supply) {
// BIG TODO
@@ -521,7 +521,7 @@ A_2C_B_X1 write_selectors[M];
// Registers
registerA<NcW> registers[M];
register_acells<NcW> registers[M];
TIELO_X1 tielow_writebit_f[M];
(i:M:
// Connect each register to word inputs.