Compare commits
No commits in common. "8c4f081090e874b92d13a5498e36cb7b3d6464d7" and "21c78e4461c25c2f601a96244ce4bdaa38c4fceb" have entirely different histories.
8c4f081090
...
21c78e4461
@ -1,55 +1,49 @@
|
|||||||
t.ff.__clk_B t.ff._clk_B t.d t.clk t._clk_B
|
t.ff.__clk_B t.ff._clk_B t.d t.clk
|
||||||
[0] start test
|
[0] start test
|
||||||
15221 Reset : 0
|
61021 Reset : 0
|
||||||
15221 t.clk : 0
|
61021 t.clk : 1
|
||||||
15221 t.d : 0
|
61021 t.d : 0
|
||||||
16947 t._clk_B : 1 [by t.clk:=0]
|
61022 t.ff._clk_B : 0 [by t.clk:=1]
|
||||||
16986 t.ff._clk_B : 0 [by t._clk_B:=1]
|
61023 t.ff.__clk_B : 1 [by t.ff._clk_B:=0]
|
||||||
17001 t.ff.__clk_B : 1 [by t.ff._clk_B:=0]
|
65875 t._reset_B : 1 [by Reset:=0]
|
||||||
80587 t._reset_B : 1 [by Reset:=0]
|
|
||||||
|
|
||||||
[1] reset completed
|
[1] reset completed
|
||||||
[2] tested d = 0, clk rise
|
[2] tested d = 0, clk rise
|
||||||
80587 t.clk : 1
|
65875 t.clk : 0
|
||||||
80587 t.d : 1
|
65875 t.d : 1
|
||||||
80600 t.ff._mqib : 0 [by t.d:=1]
|
84773 t.ff._mqib : 0 [by t.d:=1]
|
||||||
80640 t.ff._mqi : 1 [by t.ff._mqib:=0]
|
85476 t.ff._mqi : 1 [by t.ff._mqib:=0]
|
||||||
81078 t._clk_B : 0 [by t.clk:=1]
|
96922 t.ff._clk_B : 1 [by t.clk:=0]
|
||||||
81493 t.ff._clk_B : 1 [by t._clk_B:=0]
|
97123 t.ff.__clk_B : 0 [by t.ff._clk_B:=1]
|
||||||
81513 t.ff.__clk_B : 0 [by t.ff._clk_B:=1]
|
107244 t.ff._sqib : 0 [by t.ff._clk_B:=1]
|
||||||
87554 t.ff._sqib : 0 [by t.ff._clk_B:=1]
|
107250 t.ff._sqi : 1 [by t.ff._sqib:=0]
|
||||||
87570 t.q : 1 [by t.ff._sqib:=0]
|
110736 t.q : 1 [by t.ff._sqib:=0]
|
||||||
87601 t.ff._sqi : 1 [by t.ff._sqib:=0]
|
110738 t.ff.q_B : 0 [by t.q:=1]
|
||||||
131668 t.ff.q_B : 0 [by t.q:=1]
|
110738 t.clk : 1
|
||||||
131668 t.clk : 0
|
113054 t.ff._clk_B : 0 [by t.clk:=1]
|
||||||
145392 t._clk_B : 1 [by t.clk:=0]
|
113104 t.ff.__clk_B : 1 [by t.ff._clk_B:=0]
|
||||||
145396 t.ff._clk_B : 0 [by t._clk_B:=1]
|
113104 t.d : 0
|
||||||
154525 t.ff.__clk_B : 1 [by t.ff._clk_B:=0]
|
114289 t.ff._mqib : 1 [by t.d:=0]
|
||||||
154525 t.d : 0
|
137967 t.ff._mqi : 0 [by t.ff._mqib:=1]
|
||||||
154540 t.ff._mqib : 1 [by t.d:=0]
|
137967 t.clk : 0
|
||||||
197788 t.ff._mqi : 0 [by t.ff._mqib:=1]
|
137992 t.ff._clk_B : 1 [by t.clk:=0]
|
||||||
197788 t.clk : 1
|
138009 t.ff.__clk_B : 0 [by t.ff._clk_B:=1]
|
||||||
234719 t._clk_B : 0 [by t.clk:=1]
|
138073 t.ff._sqib : 1 [by t.ff.__clk_B:=0]
|
||||||
234774 t.ff._clk_B : 1 [by t._clk_B:=0]
|
138074 t.q : 0 [by t.ff._sqib:=1]
|
||||||
286427 t.ff.__clk_B : 0 [by t.ff._clk_B:=1]
|
138478 t.ff._sqi : 0 [by t.ff._sqib:=1]
|
||||||
316207 t.ff._sqib : 1 [by t.ff.__clk_B:=0]
|
203221 t.ff.q_B : 1 [by t.q:=0]
|
||||||
330056 t.ff._sqi : 0 [by t.ff._sqib:=1]
|
203221 t.d : 1
|
||||||
341019 t.q : 0 [by t.ff._sqib:=1]
|
203221 t.clk : 1
|
||||||
355362 t.ff.q_B : 1 [by t.q:=0]
|
203222 t.ff._clk_B : 0 [by t.clk:=1]
|
||||||
355362 t.clk : 0
|
214646 t.ff.__clk_B : 1 [by t.ff._clk_B:=0]
|
||||||
355784 t._clk_B : 1 [by t.clk:=0]
|
227406 t.ff._mqib : 0 [by t.ff.__clk_B:=1]
|
||||||
404498 t.ff._clk_B : 0 [by t._clk_B:=1]
|
227582 t.ff._mqi : 1 [by t.ff._mqib:=0]
|
||||||
404499 t.ff.__clk_B : 1 [by t.ff._clk_B:=0]
|
|
||||||
404499 t.d : 1
|
|
||||||
404500 t.ff._mqib : 0 [by t.d:=1]
|
|
||||||
424705 t.ff._mqi : 1 [by t.ff._mqib:=0]
|
|
||||||
[3] tested d = 1, clk rise and fall
|
[3] tested d = 1, clk rise and fall
|
||||||
424705 t.clk : 1
|
227582 t.clk : 0
|
||||||
424987 t._clk_B : 0 [by t.clk:=1]
|
227583 t.ff._clk_B : 1 [by t.clk:=0]
|
||||||
425755 t.ff._clk_B : 1 [by t._clk_B:=0]
|
227590 t.ff._sqib : 0 [by t.ff._clk_B:=1]
|
||||||
425758 t.ff.__clk_B : 0 [by t.ff._clk_B:=1]
|
227593 t.q : 1 [by t.ff._sqib:=0]
|
||||||
448196 t.ff._sqib : 0 [by t.ff._clk_B:=1]
|
234776 t.ff.q_B : 0 [by t.q:=1]
|
||||||
448747 t.ff._sqi : 1 [by t.ff._sqib:=0]
|
241004 t.ff._sqi : 1 [by t.ff._sqib:=0]
|
||||||
449267 t.q : 1 [by t.ff._sqib:=0]
|
278221 t.ff.__clk_B : 0 [by t.ff._clk_B:=1]
|
||||||
450221 t.ff.q_B : 0 [by t.q:=1]
|
278221 t.d : 0
|
||||||
450221 t.d : 0
|
|
||||||
|
@ -3,8 +3,6 @@
|
|||||||
= "Reset" "Reset"
|
= "Reset" "Reset"
|
||||||
"Reset"->"t._reset_B"-
|
"Reset"->"t._reset_B"-
|
||||||
~("Reset")->"t._reset_B"+
|
~("Reset")->"t._reset_B"+
|
||||||
"t.clk"->"t._clk_B"-
|
|
||||||
~("t.clk")->"t._clk_B"+
|
|
||||||
= "t._reset_B" "t.ff.reset_B"
|
= "t._reset_B" "t.ff.reset_B"
|
||||||
"t.ff.clk_B"->"t.ff._clk_B"-
|
"t.ff.clk_B"->"t.ff._clk_B"-
|
||||||
~("t.ff.clk_B")->"t.ff._clk_B"+
|
~("t.ff.clk_B")->"t.ff._clk_B"+
|
||||||
@ -25,5 +23,5 @@
|
|||||||
= "Vdd" "t.ff.vdd"
|
= "Vdd" "t.ff.vdd"
|
||||||
= "GND" "t.ff.vss"
|
= "GND" "t.ff.vss"
|
||||||
= "t.q" "t.ff.q"
|
= "t.q" "t.ff.q"
|
||||||
= "t._clk_B" "t.ff.clk_B"
|
= "t.clk" "t.ff.clk_B"
|
||||||
= "t.d" "t.ff.d"
|
= "t.d" "t.ff.d"
|
||||||
|
@ -32,15 +32,13 @@ import globals;
|
|||||||
open tmpl::dataflow_neuro;
|
open tmpl::dataflow_neuro;
|
||||||
|
|
||||||
defproc flipflop_test (bool! q; bool? d,clk){
|
defproc flipflop_test (bool! q; bool? d,clk){
|
||||||
bool _clk_B;
|
|
||||||
DFFQ_R_X1 ff(.d=d,.clk_B = _clk_B, .q = q);
|
DFFQ_R_X1 ff(.d=d,.clk_B = clk, .q = q);
|
||||||
//Low active Reset
|
//Low active Reset
|
||||||
bool _reset_B;
|
bool _reset_B;
|
||||||
prs {
|
prs {
|
||||||
Reset => _reset_B-
|
Reset => _reset_B-
|
||||||
clk => _clk_B-
|
|
||||||
}
|
}
|
||||||
|
|
||||||
ff.vss = GND;
|
ff.vss = GND;
|
||||||
ff.vdd = Vdd;
|
ff.vdd = Vdd;
|
||||||
ff.reset_B = _reset_B;
|
ff.reset_B = _reset_B;
|
||||||
|
@ -3,7 +3,7 @@ system "echo '[0] start test'"
|
|||||||
|
|
||||||
set Reset 0
|
set Reset 0
|
||||||
set t.d 0
|
set t.d 0
|
||||||
set t.clk 0
|
set t.clk 1
|
||||||
cycle
|
cycle
|
||||||
status X
|
status X
|
||||||
mode run
|
mode run
|
||||||
@ -12,18 +12,18 @@ assert t.q 0
|
|||||||
system "echo '[1] reset completed'"
|
system "echo '[1] reset completed'"
|
||||||
|
|
||||||
system "echo '[2] tested d = 0, clk rise'"
|
system "echo '[2] tested d = 0, clk rise'"
|
||||||
set t.clk 1
|
set t.clk 0
|
||||||
set t.d 1
|
set t.d 1
|
||||||
cycle
|
cycle
|
||||||
|
|
||||||
set t.clk 0
|
set t.clk 1
|
||||||
cycle
|
cycle
|
||||||
set t.d 0
|
set t.d 0
|
||||||
cycle
|
cycle
|
||||||
|
|
||||||
assert t.q 1
|
assert t.q 1
|
||||||
|
|
||||||
set t.clk 1
|
set t.clk 0
|
||||||
cycle
|
cycle
|
||||||
assert t.q 0
|
assert t.q 0
|
||||||
|
|
||||||
@ -35,7 +35,7 @@ assert t.q 0
|
|||||||
|
|
||||||
set t.d 1
|
set t.d 1
|
||||||
cycle
|
cycle
|
||||||
set t.clk 0
|
set t.clk 1
|
||||||
cycle
|
cycle
|
||||||
assert t.q 0
|
assert t.q 0
|
||||||
|
|
||||||
@ -43,7 +43,7 @@ system "echo '[3] tested d = 1, clk rise and fall'"
|
|||||||
|
|
||||||
set t.d 1
|
set t.d 1
|
||||||
cycle
|
cycle
|
||||||
set t.clk 1
|
set t.clk 0
|
||||||
cycle
|
cycle
|
||||||
set t.d 0
|
set t.d 0
|
||||||
cycle
|
cycle
|
||||||
|
Loading…
Reference in New Issue
Block a user