actlib_dataflow_neuro/test/unit_tests/texel_dualcore_glue/split_modules/tmpl_0_0dataflow__neuro_0_0slice__data_330_70_713_4/netlist/verilog.v

module tmpl_0_0dataflow__neuro_0_0slice__data_330_70_713_4(Iin_d_d0_d0 , Iin_d_d0_d1 , Iin_d_d1_d0 , Iin_d_d1_d1 , Iin_d_d2_d0 , Iin_d_d2_d1 , Iin_d_d3_d0 , Iin_d_d3_d1 , Iin_d_d4_d0 , Iin_d_d4_d1 , Iin_d_d5_d0 , Iin_d_d5_d1 , Iin_d_d6_d0 , Iin_d_d6_d1 , Iin_d_d7_d0 , Iin_d_d7_d1 , Iin_d_d8_d0 , Iin_d_d8_d1 , Iin_d_d9_d0 , Iin_d_d9_d1 , Iin_d_d10_d0 , Iin_d_d10_d1 , Iin_d_d11_d0 , Iin_d_d11_d1 , Iin_d_d12_d0 , Iin_d_d12_d1 , Iin_d_d13_d0 , Iin_d_d13_d1 , Iin_d_d14_d0 , Iin_d_d14_d1 , Iin_d_d15_d0 , Iin_d_d15_d1 , Iin_d_d16_d0 , Iin_d_d16_d1 , Iin_d_d17_d0 , Iin_d_d17_d1 , Iin_d_d18_d0 , Iin_d_d18_d1 , Iin_d_d19_d0 , Iin_d_d19_d1 , Iin_d_d20_d0 , Iin_d_d20_d1 , Iin_d_d21_d0 , Iin_d_d21_d1 , Iin_d_d22_d0 , Iin_d_d22_d1 , Iin_d_d23_d0 , Iin_d_d23_d1 , Iin_d_d24_d0 , Iin_d_d24_d1 , Iin_d_d25_d0 , Iin_d_d25_d1 , Iin_d_d26_d0 , Iin_d_d26_d1 , Iin_d_d27_d0 , Iin_d_d27_d1 , Iin_d_d28_d0 , Iin_d_d28_d1 , Iin_d_d29_d0 , Iin_d_d29_d1 , Iin_a , Iin_v , Iout_a , vdd, vss); 
   input vdd;
   input vss;
   input Iin_d_d0_d0 ;
   input Iin_d_d0_d1 ;
   input Iin_d_d1_d0 ;
   input Iin_d_d1_d1 ;
   input Iin_d_d2_d0 ;
   input Iin_d_d2_d1 ;
   input Iin_d_d3_d0 ;
   input Iin_d_d3_d1 ;
   input Iin_d_d4_d0 ;
   input Iin_d_d4_d1 ;
   input Iin_d_d5_d0 ;
   input Iin_d_d5_d1 ;
   input Iin_d_d6_d0 ;
   input Iin_d_d6_d1 ;
   input Iin_d_d7_d0 ;
   input Iin_d_d7_d1 ;
   input Iin_d_d8_d0 ;
   input Iin_d_d8_d1 ;
   input Iin_d_d9_d0 ;
   input Iin_d_d9_d1 ;
   input Iin_d_d10_d0 ;
   input Iin_d_d10_d1 ;
   input Iin_d_d11_d0 ;
   input Iin_d_d11_d1 ;
   input Iin_d_d12_d0 ;
   input Iin_d_d12_d1 ;
   input Iin_d_d13_d0 ;
   input Iin_d_d13_d1 ;
   input Iin_d_d14_d0 ;
   input Iin_d_d14_d1 ;
   input Iin_d_d15_d0 ;
   input Iin_d_d15_d1 ;
   input Iin_d_d16_d0 ;
   input Iin_d_d16_d1 ;
   input Iin_d_d17_d0 ;
   input Iin_d_d17_d1 ;
   input Iin_d_d18_d0 ;
   input Iin_d_d18_d1 ;
   input Iin_d_d19_d0 ;
   input Iin_d_d19_d1 ;
   input Iin_d_d20_d0 ;
   input Iin_d_d20_d1 ;
   input Iin_d_d21_d0 ;
   input Iin_d_d21_d1 ;
   input Iin_d_d22_d0 ;
   input Iin_d_d22_d1 ;
   input Iin_d_d23_d0 ;
   input Iin_d_d23_d1 ;
   input Iin_d_d24_d0 ;
   input Iin_d_d24_d1 ;
   input Iin_d_d25_d0 ;
   input Iin_d_d25_d1 ;
   input Iin_d_d26_d0 ;
   input Iin_d_d26_d1 ;
   input Iin_d_d27_d0 ;
   input Iin_d_d27_d1 ;
   input Iin_d_d28_d0 ;
   input Iin_d_d28_d1 ;
   input Iin_d_d29_d0 ;
   input Iin_d_d29_d1 ;
   
   
   input Iout_a ;

// -- signals ---
   wire Iin_d_d18_d1 ;
   wire Iin_d_d28_d1 ;
   wire Iin_d_d29_d1 ;
   wire Iin_d_d9_d0 ;
   wire Iin_d_d4_d1 ;
   wire Iin_d_d26_d1 ;
   wire Iin_d_d20_d1 ;
   wire Iin_d_d8_d0 ;
   wire Iin_d_d28_d0 ;
   wire Iin_d_d11_d1 ;
   wire Iin_d_d24_d0 ;
   wire Iin_d_d8_d1 ;
   wire Iin_d_d6_d0 ;
   wire Iout_a ;
   wire Iin_d_d27_d1 ;
   wire Iin_d_d27_d0 ;
   wire Iin_d_d15_d0 ;
   wire Iin_d_d10_d1 ;
   wire Iin_d_d3_d1 ;
   wire Iin_d_d25_d1 ;
   wire Iin_d_d23_d1 ;
   wire Iin_d_d19_d1 ;
   wire Iin_d_d10_d0 ;
   output Iin_v ;
   wire Iin_d_d12_d0 ;
   wire Iin_d_d2_d1 ;
   wire Iin_d_d29_d0 ;
   wire Iin_d_d14_d1 ;
   wire Iin_d_d1_d1 ;
   wire Iin_d_d21_d0 ;
   wire Iin_d_d14_d0 ;
   wire Iin_d_d7_d1 ;
   wire Iin_d_d25_d0 ;
   wire Iin_d_d13_d0 ;
   wire Iin_d_d5_d1 ;
   wire Iin_d_d18_d0 ;
   wire Iin_d_d11_d0 ;
   wire Iin_d_d2_d0 ;
   wire Iin_d_d6_d1 ;
   wire Iin_d_d13_d1 ;
   wire Iin_d_d0_d0 ;
   wire Iin_d_d16_d1 ;
   wire Iin_d_d12_d1 ;
   wire Iin_d_d9_d1 ;
   wire Iin_d_d1_d0 ;
   wire Iin_d_d0_d1 ;
   wire Iin_d_d22_d0 ;
   wire Iin_d_d21_d1 ;
   wire Iin_d_d17_d1 ;
   wire Iin_d_d26_d0 ;
   wire Iin_d_d19_d0 ;
   wire Iin_d_d17_d0 ;
   wire Iin_d_d16_d0 ;
   wire Iin_d_d5_d0 ;
   output Iin_a ;
   wire Iin_d_d15_d1 ;
   wire Iin_d_d4_d0 ;
   wire Iin_d_d23_d0 ;
   wire Iin_d_d20_d0 ;
   wire Iin_d_d3_d0 ;
   wire Iin_d_d24_d1 ;
   wire Iin_d_d22_d1 ;
   wire Iin_d_d7_d0 ;

// --- instances
tmpl_0_0dataflow__neuro_0_0vtree_330_4 Iin_vt  (.Iin_d0_d0 (Iin_d_d0_d0 ), .Iin_d0_d1 (Iin_d_d0_d1 ), .Iin_d1_d0 (Iin_d_d1_d0 ), .Iin_d1_d1 (Iin_d_d1_d1 ), .Iin_d2_d0 (Iin_d_d2_d0 ), .Iin_d2_d1 (Iin_d_d2_d1 ), .Iin_d3_d0 (Iin_d_d3_d0 ), .Iin_d3_d1 (Iin_d_d3_d1 ), .Iin_d4_d0 (Iin_d_d4_d0 ), .Iin_d4_d1 (Iin_d_d4_d1 ), .Iin_d5_d0 (Iin_d_d5_d0 ), .Iin_d5_d1 (Iin_d_d5_d1 ), .Iin_d6_d0 (Iin_d_d6_d0 ), .Iin_d6_d1 (Iin_d_d6_d1 ), .Iin_d7_d0 (Iin_d_d7_d0 ), .Iin_d7_d1 (Iin_d_d7_d1 ), .Iin_d8_d0 (Iin_d_d8_d0 ), .Iin_d8_d1 (Iin_d_d8_d1 ), .Iin_d9_d0 (Iin_d_d9_d0 ), .Iin_d9_d1 (Iin_d_d9_d1 ), .Iin_d10_d0 (Iin_d_d10_d0 ), .Iin_d10_d1 (Iin_d_d10_d1 ), .Iin_d11_d0 (Iin_d_d11_d0 ), .Iin_d11_d1 (Iin_d_d11_d1 ), .Iin_d12_d0 (Iin_d_d12_d0 ), .Iin_d12_d1 (Iin_d_d12_d1 ), .Iin_d13_d0 (Iin_d_d13_d0 ), .Iin_d13_d1 (Iin_d_d13_d1 ), .Iin_d14_d0 (Iin_d_d14_d0 ), .Iin_d14_d1 (Iin_d_d14_d1 ), .Iin_d15_d0 (Iin_d_d15_d0 ), .Iin_d15_d1 (Iin_d_d15_d1 ), .Iin_d16_d0 (Iin_d_d16_d0 ), .Iin_d16_d1 (Iin_d_d16_d1 ), .Iin_d17_d0 (Iin_d_d17_d0 ), .Iin_d17_d1 (Iin_d_d17_d1 ), .Iin_d18_d0 (Iin_d_d18_d0 ), .Iin_d18_d1 (Iin_d_d18_d1 ), .Iin_d19_d0 (Iin_d_d19_d0 ), .Iin_d19_d1 (Iin_d_d19_d1 ), .Iin_d20_d0 (Iin_d_d20_d0 ), .Iin_d20_d1 (Iin_d_d20_d1 ), .Iin_d21_d0 (Iin_d_d21_d0 ), .Iin_d21_d1 (Iin_d_d21_d1 ), .Iin_d22_d0 (Iin_d_d22_d0 ), .Iin_d22_d1 (Iin_d_d22_d1 ), .Iin_d23_d0 (Iin_d_d23_d0 ), .Iin_d23_d1 (Iin_d_d23_d1 ), .Iin_d24_d0 (Iin_d_d24_d0 ), .Iin_d24_d1 (Iin_d_d24_d1 ), .Iin_d25_d0 (Iin_d_d25_d0 ), .Iin_d25_d1 (Iin_d_d25_d1 ), .Iin_d26_d0 (Iin_d_d26_d0 ), .Iin_d26_d1 (Iin_d_d26_d1 ), .Iin_d27_d0 (Iin_d_d27_d0 ), .Iin_d27_d1 (Iin_d_d27_d1 ), .Iin_d28_d0 (Iin_d_d28_d0 ), .Iin_d28_d1 (Iin_d_d28_d1 ), .Iin_d29_d0 (Iin_d_d29_d0 ), .Iin_d29_d1 (Iin_d_d29_d1 ), .out(Iin_v ), .vdd(vdd), .vss(vss));
A_2C_B_X1 ICel  (.y(Iin_a ), .c1(Iout_a ), .c2(Iin_v ), .vdd(vdd), .vss(vss));
endmodule