83 lines
2.6 KiB
Verilog
83 lines
2.6 KiB
Verilog
module tmpl_0_0dataflow__neuro_0_0sigbuf__boolarray_315_715_4(Iin0 , Iin1 , Iin2 , Iin3 , Iin4 , Iin5 , Iin6 , Iin7 , Iin8 , Iin9 , Iin10 , Iin11 , Iin12 , Iin13 , Iin14 , Iout0 , Iout1 , Iout2 , Iout3 , Iout4 , Iout5 , Iout6 , Iout7 , Iout8 , Iout9 , Iout10 , Iout11 , Iout12 , Iout13 , Iout14 , vdd, vss);
|
|
input vdd;
|
|
input vss;
|
|
input Iin0 ;
|
|
input Iin1 ;
|
|
input Iin2 ;
|
|
input Iin3 ;
|
|
input Iin4 ;
|
|
input Iin5 ;
|
|
input Iin6 ;
|
|
input Iin7 ;
|
|
input Iin8 ;
|
|
input Iin9 ;
|
|
input Iin10 ;
|
|
input Iin11 ;
|
|
input Iin12 ;
|
|
input Iin13 ;
|
|
input Iin14 ;
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
// -- signals ---
|
|
wire Iin8 ;
|
|
wire Iin2 ;
|
|
output Iout0 ;
|
|
output Iout2 ;
|
|
output Iout7 ;
|
|
wire Iin5 ;
|
|
wire Iin0 ;
|
|
wire Iin3 ;
|
|
output Iout10 ;
|
|
output Iout13 ;
|
|
wire Iin12 ;
|
|
output Iout1 ;
|
|
output Iout3 ;
|
|
output Iout6 ;
|
|
wire Iin10 ;
|
|
wire Iin9 ;
|
|
output Iout4 ;
|
|
output Iout11 ;
|
|
wire Iin6 ;
|
|
output Iout5 ;
|
|
output Iout14 ;
|
|
wire Iin11 ;
|
|
output Iout9 ;
|
|
wire Iin13 ;
|
|
output Iout12 ;
|
|
output Iout8 ;
|
|
wire Iin1 ;
|
|
wire Iin4 ;
|
|
wire Iin14 ;
|
|
wire Iin7 ;
|
|
|
|
// --- instances
|
|
tmpl_0_0dataflow__neuro_0_0sigbuf_315_4 Isb0 (.in(Iin0 ), .Iout0 (Iout0 ), .vdd(vdd), .vss(vss));
|
|
tmpl_0_0dataflow__neuro_0_0sigbuf_315_4 Isb1 (.in(Iin1 ), .Iout0 (Iout1 ), .vdd(vdd), .vss(vss));
|
|
tmpl_0_0dataflow__neuro_0_0sigbuf_315_4 Isb2 (.in(Iin2 ), .Iout0 (Iout2 ), .vdd(vdd), .vss(vss));
|
|
tmpl_0_0dataflow__neuro_0_0sigbuf_315_4 Isb3 (.in(Iin3 ), .Iout0 (Iout3 ), .vdd(vdd), .vss(vss));
|
|
tmpl_0_0dataflow__neuro_0_0sigbuf_315_4 Isb4 (.in(Iin4 ), .Iout0 (Iout4 ), .vdd(vdd), .vss(vss));
|
|
tmpl_0_0dataflow__neuro_0_0sigbuf_315_4 Isb5 (.in(Iin5 ), .Iout0 (Iout5 ), .vdd(vdd), .vss(vss));
|
|
tmpl_0_0dataflow__neuro_0_0sigbuf_315_4 Isb6 (.in(Iin6 ), .Iout0 (Iout6 ), .vdd(vdd), .vss(vss));
|
|
tmpl_0_0dataflow__neuro_0_0sigbuf_315_4 Isb7 (.in(Iin7 ), .Iout0 (Iout7 ), .vdd(vdd), .vss(vss));
|
|
tmpl_0_0dataflow__neuro_0_0sigbuf_315_4 Isb8 (.in(Iin8 ), .Iout0 (Iout8 ), .vdd(vdd), .vss(vss));
|
|
tmpl_0_0dataflow__neuro_0_0sigbuf_315_4 Isb9 (.in(Iin9 ), .Iout0 (Iout9 ), .vdd(vdd), .vss(vss));
|
|
tmpl_0_0dataflow__neuro_0_0sigbuf_315_4 Isb10 (.in(Iin10 ), .Iout0 (Iout10 ), .vdd(vdd), .vss(vss));
|
|
tmpl_0_0dataflow__neuro_0_0sigbuf_315_4 Isb11 (.in(Iin11 ), .Iout0 (Iout11 ), .vdd(vdd), .vss(vss));
|
|
tmpl_0_0dataflow__neuro_0_0sigbuf_315_4 Isb12 (.in(Iin12 ), .Iout0 (Iout12 ), .vdd(vdd), .vss(vss));
|
|
tmpl_0_0dataflow__neuro_0_0sigbuf_315_4 Isb13 (.in(Iin13 ), .Iout0 (Iout13 ), .vdd(vdd), .vss(vss));
|
|
tmpl_0_0dataflow__neuro_0_0sigbuf_315_4 Isb14 (.in(Iin14 ), .Iout0 (Iout14 ), .vdd(vdd), .vss(vss));
|
|
endmodule |