bics
/
actlib_dataflow_neuro
13
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
actlib_dataflow_neuro/test/unit_tests/texel_dualcore
History
alexmadison cd445d1736 added inverters on every 4th synapse targetting line 2022-05-02 15:26:03 +02:00
..
run fixed size of syn x channel 2022-04-25 13:15:53 +02:00
test.act fixed size of syn x channel 2022-04-25 13:15:53 +02:00
test.prsim added inverters on every 4th synapse targetting line 2022-05-02 15:26:03 +02:00