cmos switch + hot-well w transistor
This commit is contained in:
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
|
Before Width: | Height: | Size: 1.2 KiB After Width: | Height: | Size: 1.2 KiB |
Binary file not shown.
Binary file not shown.
|
Before Width: | Height: | Size: 587 B After Width: | Height: | Size: 573 B |
File diff suppressed because it is too large
Load Diff
Binary file not shown.
@@ -31,7 +31,7 @@
|
|||||||
</tooloptions>
|
</tooloptions>
|
||||||
<vars>
|
<vars>
|
||||||
<var>inp_pr_delay
|
<var>inp_pr_delay
|
||||||
<value>0.01</value>
|
<value>1</value>
|
||||||
</var>
|
</var>
|
||||||
<var>inp_pr_period
|
<var>inp_pr_period
|
||||||
<value>0.02</value>
|
<value>0.02</value>
|
||||||
@@ -40,7 +40,7 @@
|
|||||||
<value>1u</value>
|
<value>1u</value>
|
||||||
</var>
|
</var>
|
||||||
<var>inp_pt_delay
|
<var>inp_pt_delay
|
||||||
<value>0.02</value>
|
<value>1</value>
|
||||||
</var>
|
</var>
|
||||||
<var>inp_pt_period
|
<var>inp_pt_period
|
||||||
<value>0.02</value>
|
<value>0.02</value>
|
||||||
@@ -49,23 +49,29 @@
|
|||||||
<value>1u</value>
|
<value>1u</value>
|
||||||
</var>
|
</var>
|
||||||
<var>Ica_pre
|
<var>Ica_pre
|
||||||
<value>5n</value>
|
<value>0</value>
|
||||||
</var>
|
</var>
|
||||||
<var>Ith_pre
|
<var>Ith_pre
|
||||||
<value>10n</value>
|
<value>0</value>
|
||||||
</var>
|
</var>
|
||||||
<var>Vca_post
|
<var>Vca_post
|
||||||
<value>1.8</value>
|
<value>0</value>
|
||||||
</var>
|
</var>
|
||||||
<var>Ic_dep
|
<var>Ic_dep
|
||||||
<value>{From/To}Linear:10n:10n:30n{From/To}</value>
|
<value>0</value>
|
||||||
</var>
|
</var>
|
||||||
<var>Ic_dep2
|
<var>Ic_dep2
|
||||||
<value>10n</value>
|
<value>0</value>
|
||||||
</var>
|
</var>
|
||||||
<var>Vc_pot
|
<var>Vc_pot
|
||||||
<value>0</value>
|
<value>0</value>
|
||||||
</var>
|
</var>
|
||||||
|
<var>Vbnw
|
||||||
|
<value>0.6</value>
|
||||||
|
</var>
|
||||||
|
<var>Vbpw
|
||||||
|
<value>2.0</value>
|
||||||
|
</var>
|
||||||
</vars>
|
</vars>
|
||||||
<origoptions>
|
<origoptions>
|
||||||
<option>cell
|
<option>cell
|
||||||
@@ -172,7 +178,7 @@
|
|||||||
</tooloptions>
|
</tooloptions>
|
||||||
<vars>
|
<vars>
|
||||||
<var>inp_pr_delay
|
<var>inp_pr_delay
|
||||||
<value>0.01</value>
|
<value>1</value>
|
||||||
</var>
|
</var>
|
||||||
<var>inp_pr_period
|
<var>inp_pr_period
|
||||||
<value>0.02</value>
|
<value>0.02</value>
|
||||||
@@ -181,7 +187,7 @@
|
|||||||
<value>1u</value>
|
<value>1u</value>
|
||||||
</var>
|
</var>
|
||||||
<var>inp_pt_delay
|
<var>inp_pt_delay
|
||||||
<value>0.02</value>
|
<value>1</value>
|
||||||
</var>
|
</var>
|
||||||
<var>inp_pt_period
|
<var>inp_pt_period
|
||||||
<value>0.02</value>
|
<value>0.02</value>
|
||||||
@@ -190,23 +196,29 @@
|
|||||||
<value>1u</value>
|
<value>1u</value>
|
||||||
</var>
|
</var>
|
||||||
<var>Ica_pre
|
<var>Ica_pre
|
||||||
<value>5n</value>
|
<value>0</value>
|
||||||
</var>
|
</var>
|
||||||
<var>Ith_pre
|
<var>Ith_pre
|
||||||
<value>10n</value>
|
<value>0</value>
|
||||||
</var>
|
</var>
|
||||||
<var>Vca_post
|
<var>Vca_post
|
||||||
<value>1.8</value>
|
<value>0</value>
|
||||||
</var>
|
</var>
|
||||||
<var>Ic_dep
|
<var>Ic_dep
|
||||||
<value>{From/To}Linear:10n:10n:30n{From/To}</value>
|
<value>0</value>
|
||||||
</var>
|
</var>
|
||||||
<var>Ic_dep2
|
<var>Ic_dep2
|
||||||
<value>10n</value>
|
<value>0</value>
|
||||||
</var>
|
</var>
|
||||||
<var>Vc_pot
|
<var>Vc_pot
|
||||||
<value>0</value>
|
<value>0</value>
|
||||||
</var>
|
</var>
|
||||||
|
<var>Vbnw
|
||||||
|
<value>0.6</value>
|
||||||
|
</var>
|
||||||
|
<var>Vbpw
|
||||||
|
<value>2.0</value>
|
||||||
|
</var>
|
||||||
</vars>
|
</vars>
|
||||||
<origoptions>
|
<origoptions>
|
||||||
<option>cell
|
<option>cell
|
||||||
@@ -335,8 +347,8 @@
|
|||||||
<allsweepsenabled>1</allsweepsenabled>
|
<allsweepsenabled>1</allsweepsenabled>
|
||||||
<sortVariableValues>0</sortVariableValues>
|
<sortVariableValues>0</sortVariableValues>
|
||||||
</checkpoint>
|
</checkpoint>
|
||||||
<timestamp>Aug 25 17:45:54 2021</timestamp>
|
<timestamp>Aug 27 00:32:45 2021</timestamp>
|
||||||
<uuid>{306117ac-8a8d-4d9d-b811-2f83222403c9}</uuid>
|
<uuid>{b592bb1e-1706-4761-a1e5-c082821afb54}</uuid>
|
||||||
<resultsname>/home/p302242/libraries/CognigrOne_LR3/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0.rdb</resultsname>
|
<resultsname>/home/p302242/libraries/CognigrOne_LR3/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0.rdb</resultsname>
|
||||||
<simresults>$AXL_SETUPDB_DIR/results/maestro/ExplorerRun.0.rdb</simresults>
|
<simresults>$AXL_SETUPDB_DIR/results/maestro/ExplorerRun.0.rdb</simresults>
|
||||||
<rawdatadelstrategy>SaveAll
|
<rawdatadelstrategy>SaveAll
|
||||||
@@ -344,7 +356,7 @@
|
|||||||
</rawdatadelstrategy>
|
</rawdatadelstrategy>
|
||||||
<netlistdelstrategy>SaveAll</netlistdelstrategy>
|
<netlistdelstrategy>SaveAll</netlistdelstrategy>
|
||||||
<uselocalpsfdir>false</uselocalpsfdir>
|
<uselocalpsfdir>false</uselocalpsfdir>
|
||||||
<localpsfdir>/tmp/bics01_p302242_174554480</localpsfdir>
|
<localpsfdir>/tmp/bics01_p302242_003245612</localpsfdir>
|
||||||
<psfdir>/home/p302242/simulation/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0</psfdir>
|
<psfdir>/home/p302242/simulation/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0</psfdir>
|
||||||
<simdir>$AXL_PROJECT_DIR/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0</simdir>
|
<simdir>$AXL_PROJECT_DIR/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0</simdir>
|
||||||
<gendatasheetplotsonsimulation>0</gendatasheetplotsonsimulation>
|
<gendatasheetplotsonsimulation>0</gendatasheetplotsonsimulation>
|
||||||
|
|||||||
@@ -1,13 +1,13 @@
|
|||||||
Starting Single Run, Sweeps and Corners...
|
Starting Single Run, Sweeps and Corners...
|
||||||
|
|
||||||
Current time: Wed Aug 25 17:45:55 2021
|
Current time: Fri Aug 27 00:32:46 2021
|
||||||
Best design point: 1
|
Best design point: 1
|
||||||
Design specs:
|
Design specs:
|
||||||
CognigrOne_LR3_hebbian_block_LR3_tb_1 corner Nominal -
|
CognigrOne_LR3_hebbian_block_LR3_tb_1 corner Nominal -
|
||||||
Design parameters:
|
Design parameters:
|
||||||
|
|
||||||
ExplorerRun.0
|
ExplorerRun.0
|
||||||
Number of points completed: 3
|
Number of points completed: 1
|
||||||
Number of simulation errors: 0
|
Number of simulation errors: 0
|
||||||
ExplorerRun.0 completed.
|
ExplorerRun.0 completed.
|
||||||
Current time: Wed Aug 25 17:46:24 2021
|
Current time: Fri Aug 27 00:32:57 2021
|
||||||
|
|||||||
Binary file not shown.
Binary file not shown.
File diff suppressed because it is too large
Load Diff
Binary file not shown.
Binary file not shown.
Binary file not shown.
|
Before Width: | Height: | Size: 996 B After Width: | Height: | Size: 1.1 KiB |
Reference in New Issue
Block a user