Trying to get ortree test working
This commit is contained in:
2
test/unit_tests/ortree_15/run/test.prs
Normal file
2
test/unit_tests/ortree_15/run/test.prs
Normal file
@ -0,0 +1,2 @@
|
||||
= "GND" "GND"
|
||||
= "Vdd" "Vdd"
|
39
test/unit_tests/ortree_15/test.act
Normal file
39
test/unit_tests/ortree_15/test.act
Normal file
@ -0,0 +1,39 @@
|
||||
/*************************************************************************
|
||||
*
|
||||
* This file is part of ACT dataflow neuro library.
|
||||
* It's the testing facility for cell_lib_std.act
|
||||
*
|
||||
* Copyright (c) 2022 University of Groningen - Ole Richter
|
||||
* Copyright (c) 2022 University of Groningen - Hugh Greatorex
|
||||
* Copyright (c) 2022 University of Groningen - Michele Mastella
|
||||
* Copyright (c) 2022 University of Groningen - Madison Cotteret
|
||||
*
|
||||
* This source describes Open Hardware and is licensed under the CERN-OHL-W v2 or later
|
||||
*
|
||||
* You may redistribute and modify this documentation and make products
|
||||
* using it under the terms of the CERN-OHL-W v2 (https:/cern.ch/cern-ohl).
|
||||
* This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED
|
||||
* WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
|
||||
* AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2
|
||||
* for applicable conditions.
|
||||
*
|
||||
* Source location: https://git.web.rug.nl/bics/actlib_dataflow_neuro
|
||||
*
|
||||
* As per CERN-OHL-W v2 section 4.1, should You produce hardware based on
|
||||
* these sources, You must maintain the Source Location visible in its
|
||||
* documentation.
|
||||
*
|
||||
**************************************************************************
|
||||
*/
|
||||
|
||||
import "../../dataflow_neuro/treegates.act";
|
||||
|
||||
open tmpl::dataflow_neuro;
|
||||
|
||||
defproc ortree_15 (bool? in[15]; bool! out){
|
||||
ortree<15> ortree_test(.in=in, .out=out);
|
||||
ortree_test.supply.vss = GND;
|
||||
ortree_test.supply.vdd = Vdd;
|
||||
|
||||
}
|
||||
|
19
test/unit_tests/ortree_15/test.prsim
Normal file
19
test/unit_tests/ortree_15/test.prsim
Normal file
@ -0,0 +1,19 @@
|
||||
set-bool-array "t.in" 15 0
|
||||
cycle
|
||||
mode run
|
||||
assert t.out 0
|
||||
|
||||
set-bool-array "t.in" 15 1
|
||||
cycle
|
||||
assert t.out 1
|
||||
|
||||
set-bool-array "t.in" 15 0
|
||||
cycle
|
||||
assert t.out 0
|
||||
|
||||
|
||||
set-bool-array "t.in" 15 15
|
||||
cycle
|
||||
assert t.out 1
|
||||
|
||||
|
Reference in New Issue
Block a user