bics/actlib_dataflow_neuro
22
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

added slice before registers, so register sizes can be reduced

Browse Source
This commit is contained in:
alexmadison
2022-07-06 17:26:26 +02:00
parent 27a0d34153
commit 502d35b000
4 changed files with 15 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
test/unit_tests/texel_dualcore_glue_noread/test.act
View File

@ -75,7 +75,7 @@ pint N_LINE_PD_DLY = 2;
pint REG_NCA = 6;
pint REG_M = 1<<REG_NCA;
pint REG_NCW = 24;
pint REG_NCW = 23;
defproc texel_dualcore_glue_noread (bd<N_IN> in, out;

2
test/unit_tests/texel_dualcore_glue_noread/test.prsim
View File

@ -50,8 +50,6 @@ watch c.c1_reg_data[0].d[21].t
watch c.c1_reg_data[0].d[21].f
watch c.c1_reg_data[0].d[22].t
watch c.c1_reg_data[0].d[22].f
watch c.c1_reg_data[0].d[23].t
watch c.c1_reg_data[0].d[23].f
set c.bd_dly_cfg[0] 1