attempting to complete the buffer
This commit is contained in:
3
test/unit_tests/buf_15/run/test.prs
Normal file
3
test/unit_tests/buf_15/run/test.prs
Normal file
@ -0,0 +1,3 @@
|
||||
= "GND" "GND"
|
||||
= "Vdd" "Vdd"
|
||||
= "Reset" "Reset"
|
47
test/unit_tests/buf_15/test.act
Normal file
47
test/unit_tests/buf_15/test.act
Normal file
@ -0,0 +1,47 @@
|
||||
/*************************************************************************
|
||||
*
|
||||
* This file is part of ACT dataflow neuro library.
|
||||
* It's the testing facility for cell_lib_std.act
|
||||
*
|
||||
* Copyright (c) 2022 University of Groningen - Ole Richter
|
||||
* Copyright (c) 2022 University of Groningen - Hugh Greatorex
|
||||
* Copyright (c) 2022 University of Groningen - Michele Mastella
|
||||
* Copyright (c) 2022 University of Groningen - Madison Cotteret
|
||||
*
|
||||
* This source describes Open Hardware and is licensed under the CERN-OHL-W v2 or later
|
||||
*
|
||||
* You may redistribute and modify this documentation and make products
|
||||
* using it under the terms of the CERN-OHL-W v2 (https:/cern.ch/cern-ohl).
|
||||
* This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED
|
||||
* WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
|
||||
* AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2
|
||||
* for applicable conditions.
|
||||
*
|
||||
* Source location: https://git.web.rug.nl/bics/actlib_dataflow_neuro
|
||||
*
|
||||
* As per CERN-OHL-W v2 section 4.1, should You produce hardware based on
|
||||
* these sources, You must maintain the Source Location visible in its
|
||||
* documentation.
|
||||
*
|
||||
**************************************************************************
|
||||
*/
|
||||
|
||||
import "../../dataflow_neuro/primitives.act";
|
||||
import globals;
|
||||
|
||||
open tmpl::dataflow_neuro;
|
||||
|
||||
defproc buffer_15 (avMx1of2<N> in; avMx1of2<N> out){
|
||||
|
||||
buffer<15> buffer_test(.in=in, .out=out, .reset_B = Reset);
|
||||
//Low active Reset
|
||||
bool _reset_B;
|
||||
prs {
|
||||
Reset => _reset_B-
|
||||
}
|
||||
buffer_test.supply.vss = GND;
|
||||
buffer_test.supply.vdd = Vdd;
|
||||
|
||||
}
|
||||
|
||||
buffer_15 t;
|
16
test/unit_tests/buf_15/test.prsim
Normal file
16
test/unit_tests/buf_15/test.prsim
Normal file
@ -0,0 +1,16 @@
|
||||
|
||||
set-channel-neutral "t.in" 15
|
||||
set t.out.a 0
|
||||
set t.out.v 0
|
||||
|
||||
system "echo 'yo man'"
|
||||
|
||||
set t.reset 1
|
||||
|
||||
cycle
|
||||
system "echo 'reset completed'"
|
||||
status X
|
||||
mode run
|
||||
cycle
|
||||
|
||||
assert t.out.d 0
|
Reference in New Issue
Block a user