bics/actlib_dataflow_neuro
23
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

texel small testt working

Browse Source
This commit is contained in:
alexmadison
2022-04-12 17:48:59 +02:00
parent 4216f8808f
commit ec6d91127f
5 changed files with 128045 additions and 130368 deletions
Download Patch File Download Diff File Expand all files Collapse all files

17
test/unit_tests/texel_small/test.act
View File

@@ -69,18 +69,22 @@ defproc chip_texel_test (bd<14> in; bd<14> out; Mx1of2<8> reg_data[16];
pint N_BD_DLY_CFG = 4;
pint N_BD_DLY_CFG2 = 2;
pint N_NRN_MON_X = 2;
pint N_NRN_MON_Y = 4;
pint N_NRN_MON_X = N_NRN_X*2; // [mon,kill]*N
pint N_NRN_MON_Y = N_NRN_Y; // [mon]*N
// pint N_SYN_MON_X = 2;
// pint N_SYN_MON_Y = 4;
pint N_SYN_MON_X = N_SYN_X*4;
pint N_SYN_MON_Y = N_SYN_Y;
pint N_SYN_MON_X = N_SYN_X*4; // [mon, dev_mon, set, reset]*N
pint N_SYN_MON_Y = N_SYN_Y; // [mon]*N
pint N_MON_AMZO_PER_SYN = 5;
pint N_MON_AMZO_PER_NRN = 7;
pint N_FLAGS_PER_SYN = 5; // Must be at least 3 (since those ones have special safety)
pint N_FLAGS_PER_NRN = 7; // And leq than the number of bits in a reg, since have presumed only needs one.
pint N_BUFFERS = 3;
pint N_LINE_PD_DLY = 0;
pint N_LINE_PD_DLY = 3;
pint REG_NCA = 4;
pint REG_M = 1<<REG_NCA;
@@ -91,7 +95,8 @@ defproc chip_texel_test (bd<14> in; bd<14> out; Mx1of2<8> reg_data[16];
NC_NRN_X, NC_NRN_Y, NC_SYN_X, NC_SYN_Y,
N_SYN_DLY_CFG,
N_NRN_MON_X, N_NRN_MON_Y, N_SYN_MON_X, N_SYN_MON_Y,
N_MON_AMZO_PER_SYN,
N_MON_AMZO_PER_SYN, N_MON_AMZO_PER_NRN,
N_FLAGS_PER_SYN, N_FLAGS_PER_NRN,
N_BUFFERS,
N_LINE_PD_DLY,
N_BD_DLY_CFG, N_BD_DLY_CFG2,