193 lines
6.8 KiB
Verilog
193 lines
6.8 KiB
Verilog
module tmpl_0_0dataflow__neuro_0_0decoder__dualrail__en_36_760_4(Iin_d0_d0 , Iin_d0_d1 , Iin_d1_d0 , Iin_d1_d1 , Iin_d2_d0 , Iin_d2_d1 , Iin_d3_d0 , Iin_d3_d1 , Iin_d4_d0 , Iin_d4_d1 , Iin_d5_d0 , Iin_d5_d1 , en, Iout0 , Iout1 , Iout2 , Iout3 , Iout4 , Iout5 , Iout6 , Iout7 , Iout8 , Iout9 , Iout10 , Iout11 , Iout12 , Iout13 , Iout14 , Iout15 , Iout16 , Iout17 , Iout18 , Iout19 , Iout20 , Iout21 , Iout22 , Iout23 , Iout24 , Iout25 , Iout26 , Iout27 , Iout28 , Iout29 , Iout30 , Iout31 , Iout32 , Iout33 , Iout34 , Iout35 , Iout36 , Iout37 , Iout38 , Iout39 , Iout40 , Iout41 , Iout42 , Iout43 , Iout44 , Iout45 , Iout46 , Iout47 , Iout48 , Iout49 , Iout50 , Iout51 , Iout52 , Iout53 , Iout54 , Iout55 , Iout56 , Iout57 , Iout58 , Iout59 , vdd, vss);
|
|
input vdd;
|
|
input vss;
|
|
input Iin_d0_d0 ;
|
|
input Iin_d0_d1 ;
|
|
input Iin_d1_d0 ;
|
|
input Iin_d1_d1 ;
|
|
input Iin_d2_d0 ;
|
|
input Iin_d2_d1 ;
|
|
input Iin_d3_d0 ;
|
|
input Iin_d3_d1 ;
|
|
input Iin_d4_d0 ;
|
|
input Iin_d4_d1 ;
|
|
input Iin_d5_d0 ;
|
|
input Iin_d5_d1 ;
|
|
input en;
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
// -- signals ---
|
|
wire Iin_d4_d1 ;
|
|
wire Ien_ands_t1_y ;
|
|
wire Ien_ands_t0_y ;
|
|
output Iout2 ;
|
|
wire Iin_d1_d0 ;
|
|
wire Idecoder_final_refresh_d2_d1 ;
|
|
output Iout56 ;
|
|
output Iout51 ;
|
|
output Iout40 ;
|
|
output Iout36 ;
|
|
output Iout22 ;
|
|
output Iout14 ;
|
|
output Iout59 ;
|
|
wire Iin_d0_d1 ;
|
|
output Iout3 ;
|
|
wire Ien_ands_f4_y ;
|
|
wire Ien_ands_f3_y ;
|
|
wire Idecoder_final_refresh_d0_d1 ;
|
|
output Iout41 ;
|
|
output Iout26 ;
|
|
wire en;
|
|
output Iout50 ;
|
|
output Iout7 ;
|
|
wire Idecoder_final_refresh_d5_d1 ;
|
|
output Iout47 ;
|
|
output Iout31 ;
|
|
output Iout25 ;
|
|
wire Iin_d2_d1 ;
|
|
wire Idecoder_final_refresh_d1_d1 ;
|
|
output Iout58 ;
|
|
wire Ien_ands_t5_y ;
|
|
wire Iin_d5_d1 ;
|
|
wire Idecoder_final_refresh_d0_d0 ;
|
|
output Iout44 ;
|
|
output Iout15 ;
|
|
wire Ien_ands_f5_y ;
|
|
output Iout27 ;
|
|
output Iout57 ;
|
|
output Iout23 ;
|
|
wire Ien_ands_f0_y ;
|
|
output Iout55 ;
|
|
output Iout38 ;
|
|
output Iout18 ;
|
|
wire Isb_en_out0 ;
|
|
output Iout53 ;
|
|
output Iout21 ;
|
|
output Iout10 ;
|
|
wire Iin_d1_d1 ;
|
|
output Iout1 ;
|
|
output Iout17 ;
|
|
wire Ien_ands_t3_y ;
|
|
wire Iin_d3_d0 ;
|
|
wire Idecoder_final_refresh_d5_d0 ;
|
|
output Iout6 ;
|
|
output Iout34 ;
|
|
wire Idecoder_final_refresh_d4_d1 ;
|
|
output Iout33 ;
|
|
output Iout29 ;
|
|
output Iout20 ;
|
|
wire Idecoder_final_refresh_d3_d1 ;
|
|
output Iout52 ;
|
|
wire Ien_ands_f2_y ;
|
|
wire Iin_d5_d0 ;
|
|
output Iout37 ;
|
|
wire Ien_ands_t4_y ;
|
|
wire Idecoder_final_refresh_d4_d0 ;
|
|
output Iout39 ;
|
|
output Iout30 ;
|
|
wire Iin_d2_d0 ;
|
|
wire Iin_d0_d0 ;
|
|
output Iout54 ;
|
|
output Iout49 ;
|
|
output Iout48 ;
|
|
output Iout24 ;
|
|
output Iout16 ;
|
|
output Iout11 ;
|
|
output Iout5 ;
|
|
wire Idecoder_final_refresh_d1_d0 ;
|
|
output Iout35 ;
|
|
output Iout4 ;
|
|
output Iout0 ;
|
|
wire Ien_ands_f1_y ;
|
|
wire Iin_d3_d1 ;
|
|
output Iout32 ;
|
|
output Iout8 ;
|
|
output Iout45 ;
|
|
output Iout42 ;
|
|
output Iout19 ;
|
|
output Iout9 ;
|
|
wire Ien_ands_t2_y ;
|
|
output Iout46 ;
|
|
output Iout28 ;
|
|
output Iout12 ;
|
|
output Iout43 ;
|
|
output Iout13 ;
|
|
wire Iin_d4_d0 ;
|
|
wire Idecoder_final_refresh_d3_d0 ;
|
|
wire Idecoder_final_refresh_d2_d0 ;
|
|
|
|
// --- instances
|
|
tmpl_0_0dataflow__neuro_0_0decoder__dualrail__refresh_36_760_4 Idecoder (.Iin_d0_d0 (Ien_ands_f0_y ), .Iin_d0_d1 (Ien_ands_t0_y ), .Iin_d1_d0 (Ien_ands_f1_y ), .Iin_d1_d1 (Ien_ands_t1_y ), .Iin_d2_d0 (Ien_ands_f2_y ), .Iin_d2_d1 (Ien_ands_t2_y ), .Iin_d3_d0 (Ien_ands_f3_y ), .Iin_d3_d1 (Ien_ands_t3_y ), .Iin_d4_d0 (Ien_ands_f4_y ), .Iin_d4_d1 (Ien_ands_t4_y ), .Iin_d5_d0 (Ien_ands_f5_y ), .Iin_d5_d1 (Ien_ands_t5_y ), .Iout0 (Iout0 ), .Iout1 (Iout1 ), .Iout2 (Iout2 ), .Iout3 (Iout3 ), .Iout4 (Iout4 ), .Iout5 (Iout5 ), .Iout6 (Iout6 ), .Iout7 (Iout7 ), .Iout8 (Iout8 ), .Iout9 (Iout9 ), .Iout10 (Iout10 ), .Iout11 (Iout11 ), .Iout12 (Iout12 ), .Iout13 (Iout13 ), .Iout14 (Iout14 ), .Iout15 (Iout15 ), .Iout16 (Iout16 ), .Iout17 (Iout17 ), .Iout18 (Iout18 ), .Iout19 (Iout19 ), .Iout20 (Iout20 ), .Iout21 (Iout21 ), .Iout22 (Iout22 ), .Iout23 (Iout23 ), .Iout24 (Iout24 ), .Iout25 (Iout25 ), .Iout26 (Iout26 ), .Iout27 (Iout27 ), .Iout28 (Iout28 ), .Iout29 (Iout29 ), .Iout30 (Iout30 ), .Iout31 (Iout31 ), .Iout32 (Iout32 ), .Iout33 (Iout33 ), .Iout34 (Iout34 ), .Iout35 (Iout35 ), .Iout36 (Iout36 ), .Iout37 (Iout37 ), .Iout38 (Iout38 ), .Iout39 (Iout39 ), .Iout40 (Iout40 ), .Iout41 (Iout41 ), .Iout42 (Iout42 ), .Iout43 (Iout43 ), .Iout44 (Iout44 ), .Iout45 (Iout45 ), .Iout46 (Iout46 ), .Iout47 (Iout47 ), .Iout48 (Iout48 ), .Iout49 (Iout49 ), .Iout50 (Iout50 ), .Iout51 (Iout51 ), .Iout52 (Iout52 ), .Iout53 (Iout53 ), .Iout54 (Iout54 ), .Iout55 (Iout55 ), .Iout56 (Iout56 ), .Iout57 (Iout57 ), .Iout58 (Iout58 ), .Iout59 (Iout59 ), .Ifinal_refresh_d0_d0 (Idecoder_final_refresh_d0_d0 ), .Ifinal_refresh_d0_d1 (Idecoder_final_refresh_d0_d1 ), .Ifinal_refresh_d1_d0 (Idecoder_final_refresh_d1_d0 ), .Ifinal_refresh_d1_d1 (Idecoder_final_refresh_d1_d1 ), .Ifinal_refresh_d2_d0 (Idecoder_final_refresh_d2_d0 ), .Ifinal_refresh_d2_d1 (Idecoder_final_refresh_d2_d1 ), .Ifinal_refresh_d3_d0 (Idecoder_final_refresh_d3_d0 ), .Ifinal_refresh_d3_d1 (Idecoder_final_refresh_d3_d1 ), .Ifinal_refresh_d4_d0 (Idecoder_final_refresh_d4_d0 ), .Ifinal_refresh_d4_d1 (Idecoder_final_refresh_d4_d1 ), .Ifinal_refresh_d5_d0 (Idecoder_final_refresh_d5_d0 ), .Ifinal_refresh_d5_d1 (Idecoder_final_refresh_d5_d1 ), .vdd(vdd), .vss(vss));
|
|
tmpl_0_0dataflow__neuro_0_0sigbuf_312_4 Isb_en (.in(en), .Iout0 (Isb_en_out0 ), .vdd(vdd), .vss(vss));
|
|
AND2_X1 Ien_ands_t0 (.y(Ien_ands_t0_y ), .a(Iin_d0_d1 ), .b(Isb_en_out0 ), .vdd(vdd), .vss(vss));
|
|
AND2_X1 Ien_ands_t1 (.y(Ien_ands_t1_y ), .a(Iin_d1_d1 ), .b(Isb_en_out0 ), .vdd(vdd), .vss(vss));
|
|
AND2_X1 Ien_ands_t2 (.y(Ien_ands_t2_y ), .a(Iin_d2_d1 ), .b(Isb_en_out0 ), .vdd(vdd), .vss(vss));
|
|
AND2_X1 Ien_ands_t3 (.y(Ien_ands_t3_y ), .a(Iin_d3_d1 ), .b(Isb_en_out0 ), .vdd(vdd), .vss(vss));
|
|
AND2_X1 Ien_ands_t4 (.y(Ien_ands_t4_y ), .a(Iin_d4_d1 ), .b(Isb_en_out0 ), .vdd(vdd), .vss(vss));
|
|
AND2_X1 Ien_ands_t5 (.y(Ien_ands_t5_y ), .a(Iin_d5_d1 ), .b(Isb_en_out0 ), .vdd(vdd), .vss(vss));
|
|
AND2_X1 Ien_ands_f0 (.y(Ien_ands_f0_y ), .a(Iin_d0_d0 ), .b(Isb_en_out0 ), .vdd(vdd), .vss(vss));
|
|
AND2_X1 Ien_ands_f1 (.y(Ien_ands_f1_y ), .a(Iin_d1_d0 ), .b(Isb_en_out0 ), .vdd(vdd), .vss(vss));
|
|
AND2_X1 Ien_ands_f2 (.y(Ien_ands_f2_y ), .a(Iin_d2_d0 ), .b(Isb_en_out0 ), .vdd(vdd), .vss(vss));
|
|
AND2_X1 Ien_ands_f3 (.y(Ien_ands_f3_y ), .a(Iin_d3_d0 ), .b(Isb_en_out0 ), .vdd(vdd), .vss(vss));
|
|
AND2_X1 Ien_ands_f4 (.y(Ien_ands_f4_y ), .a(Iin_d4_d0 ), .b(Isb_en_out0 ), .vdd(vdd), .vss(vss));
|
|
AND2_X1 Ien_ands_f5 (.y(Ien_ands_f5_y ), .a(Iin_d5_d0 ), .b(Isb_en_out0 ), .vdd(vdd), .vss(vss));
|
|
endmodule |