This is a test bench library for use with async DUTs for both actsim CHP, actsim PRS and Cadence AMS simulations (or other verilog simulators). The test benches are supposed to be modular and are controlled by a set of CSV files.

Go to file

Ole Richter 952cf050c8 initial commit		2021-02-19 09:33:49 -05:00
.gitignore	initial commit	2021-02-19 09:33:49 -05:00
readme.md	initial commit	2021-02-19 09:33:49 -05:00

readme.md

function lib test bench