Hebbian block LR3 tb WIP 3

This commit is contained in:
W. Soares Girao 2021-08-24 17:18:23 +02:00
parent bee01ced50
commit c1cf509d21
16 changed files with 2628 additions and 64 deletions

View File

@ -1,16 +0,0 @@
#
# Edit Lock-Stake file. CAUTION: Please do not change.
#
# Information about current Edit Lock Owner.
#
LockStakeVersion 1.1
LoginName p302242
HostName bics02.hpc.rug.nl
ProcessIdentifier 2068
ProcessCreationTime_UTC 1629809071
ProcessCreationTime_Readable Tue Aug 24 14:44:31 2021 CEST
AppIdentifier OA File System Design Manager
OSType unix
ReasonForPlacingEditLock OpenAccess edit lock
FilePathUsedToEditLock /home/p302242/libraries/CognigrOne_LR3/CognigrOne_LR3/hebbian_block_LR3/schematic/sch.oa.cdslck
TimeEditLocked Tue Aug 24 16:51:51 2021 CEST

View File

@ -1,16 +0,0 @@
#
# Edit Lock-Stake file. CAUTION: Please do not change.
#
# Information about current Edit Lock Owner.
#
LockStakeVersion 1.1
LoginName p302242
HostName bics02.hpc.rug.nl
ProcessIdentifier 2068
ProcessCreationTime_UTC 1629809071
ProcessCreationTime_Readable Tue Aug 24 14:44:31 2021 CEST
AppIdentifier OA File System Design Manager
OSType unix
ReasonForPlacingEditLock OpenAccess edit lock
FilePathUsedToEditLock /home/p302242/libraries/CognigrOne_LR3/CognigrOne_LR3/hebbian_block_LR3/schematic/sch.oa.cdslck
TimeEditLocked Tue Aug 24 16:51:51 2021 CEST

File diff suppressed because it is too large Load Diff

Binary file not shown.

View File

@ -0,0 +1,347 @@
<?xml version="1.0"?>
<setupdb version="6">maestro
<active>Active Setup
<jobcontrolmode>LSCS</jobcontrolmode>
<corners>
<corner enabled="1">_default</corner>
</corners>
<overwritehistory>0</overwritehistory>
<tests>
<test>CognigrOne_LR3_hebbian_block_LR3_tb_1
<tool>ADE</tool>
<tooloptions>
<option>cell
<value>hebbian_block_LR3_tb</value>
</option>
<option>lib
<value>CognigrOne_LR3</value>
</option>
<option>path
<value>$AXL_SETUPDB_DIR</value>
</option>
<option>sim
<value>spectre</value>
</option>
<option>view
<value>schematic</value>
</option>
<option>state
<value>active</value>
</option>
</tooloptions>
<vars>
<var>Ica_pre
<value>100n</value>
</var>
<var>inp_pr_delay
<value>0</value>
</var>
<var>inp_pr_period
<value>1</value>
</var>
<var>inp_pr_pw
<value>0.2</value>
</var>
<var>inp_pt_delay
<value>0.4</value>
</var>
<var>inp_pt_period
<value>1</value>
</var>
<var>inp_pt_pw
<value>0.2</value>
</var>
<var>Vc_dep
<value>100n</value>
</var>
<var>Vc_dep2
<value>100n</value>
</var>
<var>Vc_pot
<value>200n</value>
</var>
<var>Vhi_post
<value>0</value>
</var>
<var>Vth_pre
<value>200n</value>
</var>
</vars>
<origoptions>
<option>cell
<value>hebbian_block_LR3_tb</value>
</option>
<option>lib
<value>CognigrOne_LR3</value>
</option>
<option>path
<value>$AXL_SETUPDB_DIR/test_states</value>
</option>
<option>sim
<value>spectre</value>
</option>
<option>view
<value>schematic</value>
</option>
</origoptions>
</test>
</tests>
<extensions>
<extension>Parasitics
<callback>_parSetupDBExtensionCB</callback>
<iconvalue></iconvalue>
<icontype></icontype>
</extension>
</extensions>
<currentmode>Single Run, Sweeps and Corners</currentmode>
<checksasserts netlist="0">
<test netlist="0" netlistscope="all">CognigrOne_LR3_hebbian_block_LR3_tb_1</test>
</checksasserts>
<plottingoptions>
<plottingoption>waveformtemplate
<value>(None)</value>
</plottingoption>
<plottingoption>plottingmode
<value>Replace</value>
</plottingoption>
<plottingoption>plottype
<value>None</value>
</plottingoption>
<plottingoption>usewaveformtemplate
<value>no</value>
</plottingoption>
<plottingoption>useMaestroPlottingTemplate
<value>yes</value>
</plottingoption>
<plottingoption>allplottingtemplates
<value></value>
</plottingoption>
<plottingoption>defaultplottingtemplate
<value></value>
</plottingoption>
</plottingoptions>
<exploreroptions>
<exploreroption>waveformtemplate
<value>(None)</value>
</exploreroption>
</exploreroptions>
<incrementalsimsetup>
<useincremental>0</useincremental>
<reusenetlist>0</reusenetlist>
<copyreferenceresults>1</copyreferenceresults>
</incrementalsimsetup>
<overwritehistoryname>ExplorerRun.0</overwritehistoryname>
</active>
<history>History
<historyentry assemblerOrExplorer="explorer" roOrView="view" runningOrFinished="finished">ExplorerRun.0
<checkpoint>
<jobcontrolmode>LSCS</jobcontrolmode>
<corners>
<corner enabled="1">_default</corner>
</corners>
<overwritehistory>0</overwritehistory>
<tests>
<test>CognigrOne_LR3_hebbian_block_LR3_tb_1
<tool>ADE</tool>
<tooloptions>
<option>cell
<value>hebbian_block_LR3_tb</value>
</option>
<option>lib
<value>CognigrOne_LR3</value>
</option>
<option>path
<value>$AXL_SETUPDB_DIR/test_states</value>
</option>
<option>sim
<value>spectre</value>
</option>
<option>view
<value>schematic</value>
</option>
<option>state
<value>ExplorerRun.0</value>
</option>
</tooloptions>
<vars>
<var>Ica_pre
<value>100n</value>
</var>
<var>inp_pr_delay
<value>0</value>
</var>
<var>inp_pr_period
<value>1</value>
</var>
<var>inp_pr_pw
<value>0.2</value>
</var>
<var>inp_pt_delay
<value>0.4</value>
</var>
<var>inp_pt_period
<value>1</value>
</var>
<var>inp_pt_pw
<value>0.2</value>
</var>
<var>Vc_dep
<value>100n</value>
</var>
<var>Vc_dep2
<value>100n</value>
</var>
<var>Vc_pot
<value>200n</value>
</var>
<var>Vhi_post
<value>0</value>
</var>
<var>Vth_pre
<value>200n</value>
</var>
</vars>
<origoptions>
<option>cell
<value>hebbian_block_LR3_tb</value>
</option>
<option>lib
<value>CognigrOne_LR3</value>
</option>
<option>path
<value>$AXL_SETUPDB_DIR/test_states</value>
</option>
<option>sim
<value>spectre</value>
</option>
<option>view
<value>schematic</value>
</option>
</origoptions>
</test>
</tests>
<extensions>
<extension>Parasitics
<callback>_parSetupDBExtensionCB</callback>
<iconvalue></iconvalue>
<icontype></icontype>
</extension>
</extensions>
<currentmode>Single Run, Sweeps and Corners</currentmode>
<checksasserts netlist="0">
<test netlist="0" netlistscope="all">CognigrOne_LR3_hebbian_block_LR3_tb_1</test>
</checksasserts>
<plottingoptions>
<plottingoption>plottype
<value>Auto</value>
</plottingoption>
<plottingoption>autoplotmode
<value>Replace</value>
</plottingoption>
<plottingoption>useMaestroPlottingTemplate
<value>yes</value>
</plottingoption>
<plottingoption>waveformtemplate
<value>(None)</value>
</plottingoption>
<plottingoption>autoplotsignals
<value>yes</value>
</plottingoption>
<plottingoption>autoplotwaveexpr
<value>yes</value>
</plottingoption>
<plottingoption>autoplotscalarexpr
<value>yes</value>
</plottingoption>
<plottingoption>annotatedesignname
<value>yes</value>
</plottingoption>
<plottingoption>annotatesimdate
<value>yes</value>
</plottingoption>
<plottingoption>annotatedesignvars
<value>no</value>
</plottingoption>
<plottingoption>annotatetemperature
<value>no</value>
</plottingoption>
<plottingoption>annotatescalaroutputs
<value>no</value>
</plottingoption>
<plottingoption>annotatespecmarkers
<value>no</value>
</plottingoption>
<plottingoption>directplotmode
<value>Append</value>
</plottingoption>
<plottingoption>directplotafter
<value>All Selections Are Made</value>
</plottingoption>
<plottingoption>histogramtype
<value>pass/fail</value>
</plottingoption>
<plottingoption>histogrambins
<value>10</value>
</plottingoption>
<plottingoption>showhistogramdensity
<value>yes</value>
</plottingoption>
<plottingoption>showhistogramdeviation
<value>yes</value>
</plottingoption>
<plottingoption>showhistogrampercentmarkers
<value>no</value>
</plottingoption>
<plottingoption>histogramqqplot
<value>no</value>
</plottingoption>
<plottingoption>showhistogrampoints
<value>yes</value>
</plottingoption>
<plottingoption>printafter
<value>Each Selection</value>
</plottingoption>
<plottingoption>usewaveformtemplate
<value>no</value>
</plottingoption>
</plottingoptions>
<exploreroptions>
<exploreroption>waveformtemplate
<value>(None)</value>
</exploreroption>
</exploreroptions>
<incrementalsimsetup>
<useincremental>0</useincremental>
<reusenetlist>0</reusenetlist>
<copyreferenceresults>1</copyreferenceresults>
</incrementalsimsetup>
<overwritehistoryname>ExplorerRun.0</overwritehistoryname>
<runnabletests>
<test>CognigrOne_LR3_hebbian_block_LR3_tb_1</test>
</runnabletests>
<disabledtests></disabledtests>
<vars></vars>
<allsweepsenabled>1</allsweepsenabled>
<sortVariableValues>0</sortVariableValues>
</checkpoint>
<timestamp>Aug 24 17:17:25 2021</timestamp>
<uuid>{0558f697-584b-4a23-a480-08c8762f6fc5}</uuid>
<resultsname>/home/p302242/libraries/CognigrOne_LR3/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0.rdb</resultsname>
<simresults>$AXL_SETUPDB_DIR/results/maestro/ExplorerRun.0.rdb</simresults>
<rawdatadelstrategy>SaveAll
<simdatasavemode>All</simdatasavemode>
</rawdatadelstrategy>
<netlistdelstrategy>SaveAll</netlistdelstrategy>
<uselocalpsfdir>false</uselocalpsfdir>
<localpsfdir>/tmp/bics02.hpc.rug.nl_p302242_171725429</localpsfdir>
<psfdir>/home/p302242/simulation/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0</psfdir>
<simdir>$AXL_PROJECT_DIR/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0</simdir>
<gendatasheetplotsonsimulation>0</gendatasheetplotsonsimulation>
<loggingdatabasedir>/home/p302242/libraries/CognigrOne_LR3/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro</loggingdatabasedir>
<runlog>/home/p302242/libraries/CognigrOne_LR3/CognigrOne_LR3/hebbian_block_LR3_tb/maestro/results/maestro/ExplorerRun.0.log</runlog>
<runlogfile>$AXL_SETUPDB_DIR/results/maestro/ExplorerRun.0.log</runlogfile>
<schematicpoint></schematicpoint>
<test>all</test>
</historyentry>
</history>
</setupdb>

View File

@ -0,0 +1,2 @@
-- Master.tag File, Rev:1.0
maestro.sdb

View File

@ -0,0 +1,13 @@
Starting Single Run, Sweeps and Corners...
Current time: Tue Aug 24 17:17:26 2021
Best design point: 1
Design specs:
CognigrOne_LR3_hebbian_block_LR3_tb_1 corner Nominal -
Design parameters:
ExplorerRun.0
Number of points completed: 1
Number of simulation errors: 0
ExplorerRun.0 completed.
Current time: Tue Aug 24 17:17:32 2021

File diff suppressed because it is too large Load Diff

View File

@ -1,16 +0,0 @@
#
# Edit Lock-Stake file. CAUTION: Please do not change.
#
# Information about current Edit Lock Owner.
#
LockStakeVersion 1.1
LoginName p302242
HostName bics02.hpc.rug.nl
ProcessIdentifier 2068
ProcessCreationTime_UTC 1629809071
ProcessCreationTime_Readable Tue Aug 24 14:44:31 2021 CEST
AppIdentifier OA File System Design Manager
OSType unix
ReasonForPlacingEditLock OpenAccess edit lock
FilePathUsedToEditLock /home/p302242/libraries/CognigrOne_LR3/CognigrOne_LR3/hebbian_block_LR3_tb/schematic/sch.oa.cdslck
TimeEditLocked Tue Aug 24 16:24:11 2021 CEST

View File

@ -1,16 +0,0 @@
#
# Edit Lock-Stake file. CAUTION: Please do not change.
#
# Information about current Edit Lock Owner.
#
LockStakeVersion 1.1
LoginName p302242
HostName bics02.hpc.rug.nl
ProcessIdentifier 2068
ProcessCreationTime_UTC 1629809071
ProcessCreationTime_Readable Tue Aug 24 14:44:31 2021 CEST
AppIdentifier OA File System Design Manager
OSType unix
ReasonForPlacingEditLock OpenAccess edit lock
FilePathUsedToEditLock /home/p302242/libraries/CognigrOne_LR3/CognigrOne_LR3/hebbian_block_LR3_tb/schematic/sch.oa.cdslck
TimeEditLocked Tue Aug 24 16:24:11 2021 CEST

Binary file not shown.

Before

Width:  |  Height:  |  Size: 996 B

After

Width:  |  Height:  |  Size: 1.0 KiB