decoder hs wip
This commit is contained in:
parent
cff6eba344
commit
87f552b1d0
@ -225,6 +225,7 @@ namespace tmpl {
|
||||
delay_fifo<N_dly> pu_dlys[Nx];
|
||||
OR2_X1 pu_ORs[Nx];
|
||||
PULLUP_X4 pu[Nx]; // TODO probably replace this with variable strength PU
|
||||
AND2_X1 pu_ANDs[Nx];
|
||||
(i:Nx:
|
||||
pu_dlys[i].in = _out_acksB[i];
|
||||
pu_dlys[i].supply = supply;
|
||||
@ -234,7 +235,12 @@ namespace tmpl {
|
||||
pu_ORs[i].vdd = supply.vdd;
|
||||
pu_ORs[i].vss = supply.vss;
|
||||
|
||||
pu[i].a = pu_ORs[i].y;
|
||||
pu_ANDs[i].a = pu_ORs[i].y;
|
||||
pu_ANDs[i].b = reset_B; // TODO buffer
|
||||
pu_ANDs[i].vdd = supply.vdd;
|
||||
pu_ANDs[i].vss = supply.vss;
|
||||
|
||||
pu[i].a = pu_ANDs[i].y;
|
||||
pu[i].y = _out_reqsB[i];
|
||||
pu[i].vdd = supply.vdd;
|
||||
pu[i].vss = supply.vss;
|
||||
|
Loading…
Reference in New Issue
Block a user