.. |
andtree_5
|
added and tree
|
2022-03-01 12:22:36 +01:00 |
andtree_15
|
added and tree
|
2022-03-01 12:22:36 +01:00 |
append_5_3_2
|
append unit test with fifos
|
2022-03-25 18:57:35 +01:00 |
arbiter
|
pushed merge in primitives.act
|
2022-02-28 18:58:32 +01:00 |
arbiter_2
|
started demuxtd
|
2022-02-28 09:46:26 +01:00 |
arbiter_handshake_adv
|
fifo_test_adv works
|
2022-02-28 11:11:30 +01:00 |
arbiter_handshake_simple
|
fifo_test_adv works
|
2022-02-28 11:11:30 +01:00 |
arbiter_tree_simple_nosim
|
arbiter_test redone without fifos
|
2022-03-08 11:36:25 +01:00 |
arbiter_tree_test
|
started register_v2 with reading and writing abilities
|
2022-03-09 13:05:08 +01:00 |
arbtree_5
|
Auto stash before rebase of "origin/dev"
|
2022-03-30 15:03:55 +02:00 |
async_instantiate
|
prepared things for having unit test ready
|
2022-02-21 13:01:45 +01:00 |
bd2qdi_5
|
bd2qdi ole backseat reved
|
2022-03-25 15:43:46 +01:00 |
buf_15
|
Changed printout to be more serious
|
2022-02-22 19:23:33 +01:00 |
buf_s_5
|
unit tests working
|
2022-03-01 09:58:20 +01:00 |
buffer_token
|
started demuxtd
|
2022-02-28 09:46:26 +01:00 |
ctree_15
|
differentiated between ctree and vtree, all primitives updated
|
2022-03-01 09:44:51 +01:00 |
decoder_2d_dly_8_16
|
decoder 2d dly init
|
2022-03-02 15:55:26 +01:00 |
decoder_2d_dly_and_2_4
|
decoder dly with and grid unit test
|
2022-03-03 17:10:55 +01:00 |
decoder_2d_hs
|
synapse handshake unit tests working
|
2022-03-31 11:23:51 +02:00 |
delayprog_4
|
programmable delay tested
|
2022-03-01 15:26:43 +01:00 |
demux_7
|
Demux Simmed, fixed treegates
|
2022-02-25 15:13:21 +01:00 |
demux_td_2
|
demux_td reviewed and supplies added
|
2022-03-08 10:11:52 +01:00 |
demux_td_2_SIGN
|
finished and simmed demuxtd
|
2022-03-01 17:56:30 +01:00 |
encoder2D_2x2
|
encoder8x8sim
|
2022-03-18 11:39:30 +01:00 |
encoder2D_8x7
|
encoder2d revd mdsn
|
2022-03-22 16:29:30 +01:00 |
encoder2D_8x8
|
encoder2d revd mdsn
|
2022-03-22 16:29:30 +01:00 |
encoder_7
|
renamed encoder to dualrail_encoder
|
2022-03-04 14:53:14 +01:00 |
fifo3_8bit
|
prepared things for having unit test ready
|
2022-02-21 13:01:45 +01:00 |
fifo_t_5
|
fifo t 5 unit tests checked
|
2022-02-28 15:52:20 +01:00 |
fifo_t_15
|
fifo_test_adv works
|
2022-02-28 11:11:30 +01:00 |
fifo-decoder_hs-neurons-encoder-fifo
|
nrn_hs fifo etc unit test working
|
2022-03-31 16:20:23 +02:00 |
fifo-decoder-neurons-encoder-fifo
|
renamed encoder inputs from x to inx
|
2022-03-30 10:14:29 +02:00 |
flipflop
|
flipflop updated
|
2022-03-30 16:03:01 +02:00 |
fork_15
|
Demux Simmed, fixed treegates
|
2022-02-25 15:13:21 +01:00 |
line_end_pull_up
|
Added stuff for line end pull U/D
|
2022-03-04 12:33:49 +01:00 |
merge_t_2_adv
|
merge tested with concurrent inputs work
|
2022-03-01 17:36:49 +01:00 |
merge_t_2_simple
|
merge with simple test is working
|
2022-03-01 17:14:10 +01:00 |
nrn_hs_2D_array_3x5
|
unit test for hs
|
2022-03-29 11:25:14 +02:00 |
ortree_15
|
we have liftoff - lisp code still needs fixing
|
2022-02-22 11:25:55 +01:00 |
qdi2bd_5
|
qdi2bd ready for rev
|
2022-03-25 17:15:03 +01:00 |
register_write
|
pushing register
|
2022-03-30 15:01:50 +02:00 |
register_wrw
|
pushing register
|
2022-03-30 15:01:50 +02:00 |
sigbuf_15
|
we have liftoff - lisp code still needs fixing
|
2022-02-22 11:25:55 +01:00 |
std_instantiate
|
Added std test
|
2022-02-21 13:07:14 +01:00 |
vtree_5
|
added a vtree_5 test
|
2022-03-05 20:29:02 +01:00 |
vtree_15
|
differentiated between ctree and vtree, all primitives updated
|
2022-03-01 09:44:51 +01:00 |
.DS_Store
|
Auto stash before rebase of "origin/dev"
|
2022-03-30 15:03:55 +02:00 |
buf_15_friendly2.v
|
encoder sim still not working
|
2022-03-08 18:49:04 +01:00 |
buf_15.v
|
Added stuff for line end pull U/D
|
2022-03-04 12:33:49 +01:00 |
helper.scm
|
added bd helpers
|
2022-02-23 11:43:28 +01:00 |
init_qdi.prsim
|
Async buffer test fully working
|
2022-02-22 18:04:21 +01:00 |
init.prs
|
attempting to complete the buffer
|
2022-02-22 13:52:54 +01:00 |