Michele
|
4dcd975554
|
register_rw continued
|
2022-03-09 20:02:41 +01:00 |
|
Michele
|
6f1a970cfd
|
register_rw (formerly register_rw_v2) compiles
|
2022-03-09 16:44:44 +01:00 |
|
|
|
d2f643dc26
|
Merge remote-tracking branch 'origin/dev' into dev
|
2022-03-09 13:05:14 +01:00 |
|
|
|
c8ac3cf37d
|
started register_v2 with reading and writing abilities
|
2022-03-09 13:05:08 +01:00 |
|
|
|
409fee54e8
|
Merge remote-tracking branch 'origin/dev' into dev
|
2022-03-08 18:49:07 +01:00 |
|
|
|
9a9c2f7da5
|
encoder sim still not working
|
2022-03-08 18:49:04 +01:00 |
|
|
|
422a90ad71
|
demux: cond.a has been now shorted to in.a
|
2022-03-08 12:12:45 +01:00 |
|
|
|
7439381c3c
|
Merge remote-tracking branch 'origin/dev' into dev
|
2022-03-08 11:36:29 +01:00 |
|
|
|
7f5054e89b
|
arbiter_test redone without fifos
|
2022-03-08 11:36:25 +01:00 |
|
alexmadison
|
f91fa9b158
|
all times fix
|
2022-03-08 10:48:43 +01:00 |
|
alexmadison
|
2a4d8c8dee
|
added sig names on rhs, ty maxime
|
2022-03-08 10:24:42 +01:00 |
|
alexmadison
|
a78eec5777
|
demux_td reviewed and supplies added
|
2022-03-08 10:11:52 +01:00 |
|
|
|
0d3502bf00
|
Merge remote-tracking branch 'origin/dev' into dev
|
2022-03-07 16:36:05 +01:00 |
|
|
|
e49866323c
|
register_write works
|
2022-03-07 16:36:01 +01:00 |
|
alexmadison
|
c3f0059bfa
|
encoder2d compiling
|
2022-03-07 16:22:00 +01:00 |
|
alexmadison
|
a411231628
|
added some supplies
|
2022-03-07 16:21:45 +01:00 |
|
Michele
|
ad318259a5
|
continued registers.c
|
2022-03-07 07:15:53 +01:00 |
|
Michele
|
932e967f3d
|
encoder in register works
|
2022-03-05 20:33:38 +01:00 |
|
Michele
|
cf66c0e665
|
added a vtree_5 test
|
2022-03-05 20:29:02 +01:00 |
|
Michele
|
aa67bd6168
|
register simulates correctly up to the fake clock generation
|
2022-03-05 20:28:50 +01:00 |
|
Michele
|
78a8f72d25
|
register compiles
|
2022-03-05 09:19:19 +01:00 |
|
Michele
|
a12b77edd5
|
Merge remote-tracking branch 'origin/dev' into dev
|
2022-03-04 21:17:39 +01:00 |
|
Michele
|
7fe31f0ed8
|
started testing the register_w (doesn't compile)
|
2022-03-04 21:17:30 +01:00 |
|
Michele
|
b4d2d79f5f
|
started testing the register_w
|
2022-03-04 21:13:10 +01:00 |
|
Michele
|
8dabc59a03
|
flipflop test updated
|
2022-03-04 21:12:52 +01:00 |
|
Michele
|
c30a46d6d8
|
I think the encoder2D compiles now
|
2022-03-04 21:11:34 +01:00 |
|
Michele
|
b5fa707c4e
|
forgot proc in defproc
|
2022-03-04 19:04:11 +01:00 |
|
Michele
|
72ec59cbcf
|
added flip flop from XFAB
|
2022-03-04 19:02:34 +01:00 |
|
Michele
|
250f5bcc58
|
Added A_2C2P_RB_X1 because the encoder needs it
|
2022-03-04 19:02:12 +01:00 |
|
alexmadison
|
9b3bdc3f6c
|
rejigged A cell in encoder2d
|
2022-03-04 15:09:49 +01:00 |
|
alexmadison
|
a53110dda4
|
renamed encoder to dualrail_encoder
|
2022-03-04 14:53:14 +01:00 |
|
alexmadison
|
2882bc0f24
|
encoder unit test
|
2022-03-04 14:32:02 +01:00 |
|
alexmadison
|
4a4c4eeb14
|
merged encoder
|
2022-03-04 14:27:38 +01:00 |
|
alexmadison
|
f55322bc7c
|
encoder init
|
2022-03-04 14:10:15 +01:00 |
|
Michele
|
18cf090b45
|
Merge remote-tracking branch 'origin/dev' into dev
|
2022-03-04 13:11:44 +01:00 |
|
Michele
|
e8fa8e43a6
|
Changed FF in std. Started test (spoiler: is not working)
|
2022-03-04 13:11:34 +01:00 |
|
|
|
828fccfb38
|
Merge remote-tracking branch 'origin/dev' into dev
|
2022-03-04 12:34:00 +01:00 |
|
|
|
1abcc9dc55
|
Added stuff for line end pull U/D
|
2022-03-04 12:33:49 +01:00 |
|
Michele
|
9c6a591dc7
|
started registers
|
2022-03-04 11:44:00 +01:00 |
|
Michele
|
b6c70f7f5e
|
fixed vdd and vss in encoder sigbuf
|
2022-03-04 11:43:49 +01:00 |
|
Michele
|
397c832b7b
|
Added Flip Flop to std.act (still need to try it)
|
2022-03-04 11:43:33 +01:00 |
|
Michele
|
15d3fd1b9b
|
Added sigbuf_1output for signals that cannot have array outputs
|
2022-03-03 19:23:13 +01:00 |
|
Michele
|
a4889ae844
|
fixed conflict with Madison commit
|
2022-03-03 17:54:29 +01:00 |
|
Michele
|
d64afd8c50
|
Merge remote-tracking branch 'origin/dev' into dev
|
2022-03-03 17:53:40 +01:00 |
|
Michele
|
ba096bf6b2
|
wired up most of the stuff in encoder (missing dual rail tree)
Obv not simulated yet and not sure all wires are correct. still need to repass through them
|
2022-03-03 17:52:42 +01:00 |
|
alexmadison
|
382714d11e
|
decoder dly with and grid unit test
|
2022-03-03 17:10:55 +01:00 |
|
alexmadison
|
c8412606b3
|
merged
|
2022-03-03 17:10:16 +01:00 |
|
alexmadison
|
893f71db92
|
AND grid init
|
2022-03-03 17:09:00 +01:00 |
|
alexmadison
|
da5948f493
|
added N=1 cases
|
2022-03-03 17:05:56 +01:00 |
|
Michele
|
0e9f2ae506
|
started encoder on the coders.act
|
2022-03-03 15:10:31 +01:00 |
|
