 M. Mastella
|
25e0b4b1a2
|
fixing tests, started cleaning
|
2023-11-17 11:13:19 +01:00 |
alexmadison
|
502d35b000
|
added slice before registers, so register sizes can be reduced
|
2022-07-06 17:26:26 +02:00 |
|
alexmadison
|
194a7ad196
|
created version of tdc_g without register read functionality
|
2022-07-06 15:35:20 +02:00 |
|
alexmadison
|
7896e0de24
|
added tests for dynapse sadc hs
|
2022-07-05 10:53:17 +02:00 |
|
alexmadison
|
8e38a0fb01
|
put fake PRs in tiehi/los lol
|
2022-06-29 15:58:58 +02:00 |
|
alexmadison
|
836e19a72d
|
added sadc encoder with inputs low active for dynapse sadcs
|
2022-06-29 13:18:42 +02:00 |
|
alexmadison
|
14ba815112
|
fixed treegate buff issue lol
|
2022-06-27 11:56:12 +02:00 |
|
alexmadison
|
905adaad48
|
added a buffer to the reset pd on req lines
|
2022-06-23 17:53:07 +02:00 |
|
alexmadison
|
144d89fb90
|
moved _y_a_B away from the out req lines to avoid more parasitic capacitance in neuron hs
|
2022-06-22 20:34:59 +02:00 |
|
alexmadison
|
4d4183f714
|
altered pull downs and ups in the encoder and neuron handshake to minimise parasitic capacitances when ack switches
|
2022-06-22 19:22:27 +02:00 |
|
alexmadison
|
6c1e079fd4
|
did some sram shit, doesnt matter
|
2022-06-22 19:16:04 +02:00 |
|
alexmadison
|
6daea1ef02
|
updated dummy neurons to have Buf X12 to avoid slow in acks
|
2022-06-22 19:14:39 +02:00 |
|
alexmadison
|
dde782d7c0
|
updated 2d encoder simple to include delays after the arbiter
|
2022-06-21 13:39:34 +02:00 |
|
alexmadison
|
7ca41040a3
|
beta idea to have slow falling edge delays on ack from arbiter. bad idea, gonna revert lol
|
2022-06-21 12:06:15 +02:00 |
|
alexmadison
|
8953fdafe6
|
removed PRs from keeps, again...
|
2022-06-20 15:43:56 +02:00 |
|
alexmadison
|
75f79705c6
|
fixed bug in neuron handshake array where keeps were connected to post-buffered reqs rather than pre-buffered reqs...
|
2022-06-16 16:56:38 +02:00 |
|
alexmadison
|
97dacbfd08
|
commented out old registers
|
2022-06-15 18:08:33 +02:00 |
|
alexmadison
|
87577268e5
|
added improved registers
|
2022-06-15 17:58:34 +02:00 |
|
alexmadison
|
9ee41dc390
|
spikes out to sram working
|
2022-05-10 14:53:26 +02:00 |
|
alexmadison
|
7735cf8cba
|
made note of demux td to fixgit add ../dataflow_neuro/primitives.act
|
2022-05-10 14:53:00 +02:00 |
|
alexmadison
|
4c208bc18a
|
packets to sram rw working
|
2022-05-10 14:07:51 +02:00 |
|
alexmadison
|
9ceaa10eeb
|
minor change in demux_td
|
2022-05-09 19:29:37 +02:00 |
|
alexmadison
|
af2c6c665d
|
adding mapper io to chip wip
|
2022-05-09 19:29:18 +02:00 |
|
alexmadison
|
1586adc0e1
|
started adding mapper
|
2022-05-09 18:04:17 +02:00 |
|
alexmadison
|
f3a9f2f44c
|
minor changes
|
2022-05-09 16:50:26 +02:00 |
|
alexmadison
|
b994b60690
|
inverted TBUFs
|
2022-05-08 17:03:38 +02:00 |
|
alexmadison
|
f4c6ce3112
|
minor indentation fix
|
2022-05-05 15:02:56 +02:00 |
|
alexmadison
|
7e895605da
|
dummy neuron block init
|
2022-05-05 14:56:59 +02:00 |
|
alexmadison
|
10f4821eaa
|
regenned texel dualcore innovus fairly finaly??
|
2022-05-02 19:45:34 +02:00 |
|
alexmadison
|
d3a1a27bb0
|
added buffering to EFO signals
|
2022-05-02 19:11:24 +02:00 |
|
alexmadison
|
de06893549
|
added reset sigs to neuron syn cores
|
2022-05-02 18:49:57 +02:00 |
|
alexmadison
|
cd445d1736
|
added inverters on every 4th synapse targetting line
|
2022-05-02 15:26:03 +02:00 |
|
alexmadison
|
b25b403ed4
|
added keeps to output AMZO lines
|
2022-04-25 12:20:00 +02:00 |
|
alexmadison
|
e6f1a31f68
|
encoder1d with bd simmed
|
2022-04-21 16:09:13 +02:00 |
|
alexmadison
|
82aae3d337
|
added bufx32
|
2022-04-21 14:56:57 +02:00 |
|
alexmadison
|
1e7133cafe
|
reverted hughs madness
|
2022-04-21 14:55:18 +02:00 |
|
alexmadison
|
3f7cbf2b87
|
Merge branch 'innovus_ready' into dev
|
2022-04-21 14:49:30 +02:00 |
|
alexmadison
|
28c821a757
|
Merge branch 'dev' of ssh://git.web.rug.nl:222/bics/actlib_dataflow_neuro into dev
|
2022-04-21 14:49:20 +02:00 |
|
alexmadison
|
c91a7cad50
|
added separate reset sig for regs
|
2022-04-21 14:32:04 +02:00 |
|
alexmadison
|
3443d46b9b
|
completely cut out the neuron and synapse hs from core
|
2022-04-21 14:07:15 +02:00 |
|
alexmadison
|
c3b336267b
|
added nrn syn ports to dualcore
|
2022-04-21 10:35:43 +02:00 |
|
alexmadison
|
1a41c03aeb
|
more renaming
|
2022-04-21 10:23:58 +02:00 |
|
alexmadison
|
10ecb7f55f
|
exposed pd lines
|
2022-04-21 10:11:26 +02:00 |
|
alexmadison
|
83ae6a4cc3
|
adjusted pull up channel names
|
2022-04-20 19:31:06 +02:00 |
|
alexmadison
|
bb63182694
|
disentangled neurons and pull downs
|
2022-04-20 19:21:55 +02:00 |
|
alexmadison
|
351b3ea151
|
disentangled synapse handshake circuits, passing tests
|
2022-04-20 18:24:43 +02:00 |
 Greatorex
|
cd1947a2ce
|
Auto stash before merge of "dev" and "origin/dev"
|
2022-04-15 12:48:50 +02:00 |
|
alexmadison
|
cd5900d4dc
|
tapeout freeze
|
2022-04-14 17:51:34 +02:00 |
|
alexmadison
|
f7d2db9ef3
|
cleaned decoder code
|
2022-04-14 16:37:53 +02:00 |
|
alexmadison
|
62a87ab99c
|
fixed stupid bug in dualrail decoder refresh
|
2022-04-14 16:31:16 +02:00 |